コウユウデンリツ ゲート ゼツエンマク ノ ハクマクカ ト デンカイ コウカ トランジスタ ノ キャリア ユソウ ヘノ エイキョウ by アンドウ, タカシ et al.
Osaka University
Title Ultimate Scaling of High-κ Gate Dielectrics and Impact onCarrier Transport of Field-Effect Transistors
Author(s)Ando, Takashi
Citation
Issue Date
Text VersionETD
URL http://hdl.handle.net/11094/2223
DOI
Rights
  
 
Ultimate Scaling of High-κ Gate Dielectrics 
 and Impact on Carrier Transport 
of Field-Effect Transistors 
 
（高誘電率ゲート絶縁膜の薄膜化と電界効果 
トランジスタのキャリア輸送への影響） 
 
 
 
 
Takashi ANDO 
 
2010 
 
Department of Material and Life Science 
Graduate School of Engineering 
Osaka University 
2-1 Yamadaoka, Suita, Osaka 565-0871, Japan
 
  
 
 
To my parents, wife, and son
 i 
Contents 
 
 
LIST OF ABBREVIATIONS III 
LIST OF SYMBOLS VI 
CHAPTER 1   INTRODUCTION 1 
1.1 CMOS DEVICE SCALING 1 
1.1.1 CONSTANT-ELECTRIC-FIELD SCALING 1 
1.1.2 MOORE’S LAW 3 
1.2 REQUIREMENTS FOR HIGH-κ DIELECTRICS 4 
1.2.1 MOSFET GATE DIELECTRICS 4 
1.2.2 EMBEDDED DEEP TRENCH CAPACITORS 7 
1.3 INTEGRATION OF HIGH-κ/METAL GATE MOSFET 8 
1.3.1 GATE-FIRST INTEGRATION 8 
1.3.2 GATE-LAST INTEGRATION 11 
1.3.3 PROS AND CONS OF EACH SCHEME 13 
1.4 PURPOSE OF THIS STUDY 14 
REFERENCE 16 
CHAPTER 2   HIGH-κ FILM GROWTH AND CHARACTERIZATION 19 
2.1 INTRODUCTION 19 
2.2 ATOMIC LAYER DEPOSITION OF HFSIOX 20 
2.3 EXPERIMENTAL 22 
2.4 RESULTS AND DISCUSSIONS 23 
2.4.1 STEP COVERAGE IN DT (45-NM-NODE EDRAM) 23 
2.4.2 MECHANISM UNDERLYING LEAKAGE CURRENT (PLANER) 25 
2.4.3 REDUCTION OF LEAKAGE CURRENT 28 
2.4.4 APPLICATION TO DT CAPACITORS (65-NM-NODE EDRAM) 31 
2.5 SUMMARY 33 
REFERENCE 34 
CHAPTER 3   GATE-LAST HIGH-κ METAL GATE MOSFET 35 
3.1 INTRODUCTION 35 
3.2 WORKFUNCTION CONTROL FOR GATE-LAST PROCESS 36 
3.2.1 METAL ELECTRODE FOR P-TYPE MOSFET 36 
3.2.2 METAL ELECTRODE FOR N-TYPE MOSFET 37 
3.3 EXPERIMENTAL 37 
3.4 RESULTS AND DISCUSSIONS 39 
3.4.1 EFFECTIVE WORKFUNCTION CONTROL OF HF-SI ELECTRODE 39 
3.4.2 MOBILITY TREND FOR THICK HFO2 (TINV > 1.6 NM) 41 
3.4.3 MOBILITY TREND FOR THIN HFO2 (TINV < 1.6 NM) 43 
3.4.4 INTERFACE REACTIONS OF HFO2/HF-SI AND ELECTRICAL IMPACTS 45 
3.4.5 APPLICATION OF SI-RICH HF-SI ELECTRODE TO SHORT CHANNEL DEVICE 48 
3.5 SUMMARY 51 
REFERENCE 52 
 ii 
CHAPTER 4   GATE-FIRST HIGH-κ METAL GATE MOSFET 55 
4.1 INTRODUCTION 55 
4.2 EXPERIMENTAL 57 
4.2.1 EWF CONTROL EXPERIMENT 57 
4.2.2 EOT SCALING EXPERIMENT 57 
4.3 EWF CONTROL VIA POST METAL ANNEAL 59 
4.4 EOT SCALING TOWARD THE END OF THE ROADMAP 62 
4.4.1 DIRECT AND REMOTE IL SCAVENGING 62 
4.4.2 KINETICS OF REMOTE IL SCAVENGING REACTION 67 
4.4.3 COMPATIBILITY OF IL SCALING AND VFB-TUNING DIPOLES 69 
4.5 SUMMARY 71 
REFERENCE 72 
CHAPTER 5   EOT SCALING AND CARRIER MOBILITY 75 
5.1 INTRODUCTION 75 
5.2 EXPERIMENTAL 76 
5.2.1 HIGH-κ CRYSTALLINITY EXPERIMENT (GATE-LAST) 76 
5.2.2 LOW TEMPERATURE MOBILITY ANALYSIS (GATE-FIRST) 77 
5.3 IMPACT OF CRYSTALLINITY OF HFO2 78 
5.3.1 PHASE DIAGRAM OF HFO2 78 
5.3.2 SOURCE OF CRYSTALLIZATION-INDUCED MOBILITY DEGRADATION 80 
5.4 IMPACT OF IL SCALING AND INTERFACE DIPOLES 85 
5.4.1 INTRINSIC IL SCALING EFFECT 85 
5.4.2 LOW TEMPERATURE MOBILITY ANALYSES 87 
5.4.3 PHYSICAL MODEL FOR MOBILITY DEGRADATION 91 
5.4.4 EOT SCALING STRATEGY IN QUASI-BALLISTIC TRANSPORT ERA 93 
5.5 SUMMARY 95 
REFERENCE 96 
CHAPTER 6   GENERAL CONCLUSIONS 99 
ACKNOWLEDGEMENTS 102 
PUBLICATION LIST 104 
CURRICULUM VITAE 110 
 iii 
List of Abbreviations 
 
Abbreviation Description 
a-HfO2    Amorphous HfO2 
AR-XPS  Angle resolved X-ray photoelectron spectroscopy  
ALD   Atomic layer deposition  
BEOL   Back-end-of-line  
C-V   Capacitance-voltage  
CPU   Central processing unit 
CMP   Chemical mechanical polishing 
CVD   Chemical vapor deposition  
CMOS   Complementary metal-oxide-semiconductor  
CBM   Conduction band minimum  
CP   Critical pressure  
I-V   Current-voltage  
DT   Deep trench  
DOS   Density of states 
DR   Deposition rate 
DC   Direct current  
DRAM  Dynamic random access memory 
EWF   Effective work function 
EELS   Electron energy loss spectroscopy  
eDRAM  Embedded dynamic random access memory 
EOT   Equivalent oxide thickness  
FET   Field-effect-transistor 
FGA   Forming gas anneal 
HSG   Hemi-Spherical-Grain  
HAADF  High angle annular dark field 
HF   Hydrofluoric acid  
I(F)L   Interfacial layer 
ILD   Inter-layer dielectric  
ITRS   International Technology Roadmap for Semiconductors 
LSI   Large-scale integrated circuit  
 iv 
Abbreviation Description 
MEIS   Medium energy ion scattering  
MIPS   Metal inserted poly-Si stack  
MOS   Metal-oxide-semiconductor 
MOSFET  Metal-oxide-semiconductor field-effect transistor  
m-HfO2  Monoclinic-HfO2  
NSG   Non-doped silicate glass  
NRA   Nuclear reaction analysis  
PVD   Physical vapor deposition  
poly-Si  Poly-crystalline Si  
PF   Poole-Frenkel 
PBTI   Positive bias temperature instability  
PMN   Post metal nitridation  
PDA   Post deposition anneal  
RTA   Rapid thermal annealing 
RIE   Reactive ion etching  
RHEED  Reflection high-energy electron diffraction  
RCS   Remote Coulomb scattering 
RPS   Remote phonon scattering  
r-SRS   Remote surface roughness scattering 
RBS   Rutherford backscattering spectroscopy  
STEM   Scanning transmission electron microscopy 
SIMS   Secondary ion mass spectrometry 
SHO   Sequential high-pressure ozone  
STI   Shallow trench isolation 
SCE   Short channel effect 
NO   Silicon oxinitride 
SRAM   Static random access memory  
SS   Sub-threshold slope  
SRS   Surface roughness scattering 
SRPES  Synchrotron radiation photoemission spectroscopy  
TEMAHf  Tetrakis(ethylmethylamino)hafnium 
TEMASi  Tetrakis(ethylmethylamino)silicon  
 v 
Abbreviation Description 
TDDB   Time dependent dielectric breakdown  
TEM   Transmission electron microscopy  
VBM   Valence band maximum 
 
 vi 
List of Symbols 
 
Symbol  Unit  Description 
Cinv   F/cm
2  Inversion oxide capacitance per unit area 
CO   F/cm
2  Gate oxide capacitance per unit area 
ddipole   m  Length of the unit dipole 
∆G°1000   cal/mol Gibbs free energy change at 1000K  
∆TIL   m  Average deviation of TIL  
Ec   eV  Si conduction band edge  
Eeff   MV/cm Effective field  
Eg   eV  Band gap  
Eox   MV/cm Oxide field  
EV   eV  Si valence band edge  
Gm   A/V (=S) Transconductance 
Id   A  Drain current  
Ig   A  Gate current  
Ioff   A  Off-current  
Ion   A  On-current  
Is   A  Source current  
Jg   A/cm
2  Gate leakage current density  
Lg   m  Gate length 
Lmin   m  Lg defined by off-state leakage current 
NA   cm
-3  Substrate doping concentration (acceptor) 
Ndipole   cm
-3  Areal density of the unit dipole 
Nsub   cm
-3  Substrate doping concentration 
OO     Oxygen atom at the oxygen site of HfO2 
q   C  Elementary charge (= 1.6 × 10-19 C) 
Qfix   C/cm
2  Areal density of fixed charge 
Qi   C/cm
2  Areal density of inversion layer charge  
TIL   m  Interfacial oxide thickness  
Tinv    m  Inversion oxide thickness  
Tphys   m  Physical thickness 
v   m/s  Carrier velocity 
 vii 
Symbol  Unit  Description 
Vcc   V  Supply voltage 
Vdd   V  Supply voltage  
Vfb   V  Flatband voltage  
Vg   V  Gate voltage 
VO     Oxygen vacancy in HfO2  
Vt   V  Threshold voltage 
Wdep   m  Depletion region width 
Wg   m  Gate width 
Xd   m  Depletion layer thickness  
εdipole   F/cm  Permittivity of the dipole layer 
εSi   F/cm  Permittivity of silicon (= 1.04 × 10
-12 F/cm) 
µ   cm2/Vs Carrier mobility 
µRPS+RCS  cm
2/Vs Mobility limited by RPS and RCS 
µSRS   cm
2/Vs SRS limited mobility  
µtotal   cm
2/Vs Mobility measured at 300 K 
φbi   V  Built-in potential of silicon 
φM   V  Vacuum workfunction of metal electrode 
φS   V  Fermi level of the Si substrate 
ψB   V  Difference between the Fermi level of the doped      
                                                            Si substrate and the intrinsic Fermi level
 1 
CHAPTER 1   Introduction 
 
1.1 CMOS device scaling 
1.1.1 Constant-electric-field scaling 
 
The rapid progress of complementary metal-oxide-semiconductor (CMOS) 
integrated circuit technology has been accomplished by a calculated reduction of the 
dimensions of the unit device in the circuit – a practice termed “scaling.”  Dennard et 
al. proposed constant-field scaling in 1974 [1].  In this theory, it was proposed that 
one can keep short-channel effects under control by scaling down the vertical 
dimensions of the entire metal-oxide-semiconductor field-effect transistor (MOSFET) 
structure along with the horizontal dimensions, while also proportionally decreasing 
the applied voltages and increasing the substrate doping concentration.  Figure 1-1 
schematically shows the concept of constant-field scaling.  The principle of constant-
field scaling lies in scaling the device voltages and the device dimensions by the same 
factor, α (>1), so that the electric fields applied to the device are unaffected. In this 
way, the requirements for the reliability of the device can be satisfied regardless of the 
device size shrinkage.   
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 1-1 summarizes the impact of constant-electric-field scaling on various 
device and circuit parameters.  The depletion layer thickness (Xd) needs to scale by 
Fig. 1-1 Schematics of concept of MOSFET constant-electric-field scaling [1]. 
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 2 
the same factor as other device dimensions in order to suppress the potential change 
from the drain bias, which is known as short channel effects, and to control the 
inversion layer charge predominantly by gate bias.  The maximum Xd is expressed by 
Equation (1.1). 
 
,
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where εSi is the permittivity of silicon (= 1.04 × 10
-12 F/cm), φbi is the built-in 
potential of silicon, V is the supply voltage, q is the electronic charge (= 1.6 × 10-19 C), 
and Nsub is the substrate doping concentration.  As seen in (1.1), the maximum Xd 
scales down by a factor of α, when V scales down by a factor of α and Nsub increases 
by a factor of α, thus enabling gate length scaling without losing short channel control. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
All capacitances (including wiring load) scale down by a factor of α, since they 
are proportional to area and inversely proportional to thickness.  The charge per 
device (~ C × V) scales down by a factor of α2, while the inversion layer charge 
density (per unit gate area), Qi, remains unchanged after scaling.  Since the electric 
field at any given relative point of the device is maintained, the carrier velocity (ν) is 
(1.1) 
Table 1-1 Scaling of MOSFET device and circuit parameters 
1Power density (P/A)
α2Circuit density (~ 1/A)
1/α3Power-delay product (P τ)
1/α2Power dissipation per circuit (P ~ VId)
1/αCircuit delay time (τ ~ CgV/Id)Scaling impact on 
circuit parameters
1Channel resistance (Rch)
1/αDrive current (Id)
1Inversion layer charge density (Qi)
1/αGate capacitance (Cg)
1/αDepletion layer width (Xd)
1Carrier velocity (v)
1Electric field (ε)Scaling impact on 
device parameters
1/αSupply voltage (V)
αDoping concentration (Na, Nd)
1/αDevice dimensions (Tox, L, W, Xj)MOSFET structure
Scaling 
factor
Device and Circuit Parameters
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also unchanged.  One of the most important parameters for circuit delay is drain 
current (Id), which is expressed by Equation (1.2). 
 
,µεν ii
d QQ
W
I
==  
 
where W is the width of the gate, µ is the carrier mobility, and ε is the lateral electric 
field in the channel.  As one can see from the equation, Id scales down by a factor of α 
as a result of scaling. 
With both the voltage and the current scale down by the same factor, it follows 
that the channel resistance at on-state of the scaled device remains unchanged.  It is 
further assumed that parasitic resistance is either negligible or unchanged in scaling.  
The circuit delay, which is proportional to CV/Id, then scales down by a factor of α.  
This is the most important conclusion of constant-field scaling: once the device 
dimensions and the supply voltage are scaled down, the circuit speeds up by the same 
factor.  Moreover, power dissipation per circuit, which is proportional to VId, is 
reduced by a factor of α2.  Since the circuit density increases by a factor of α2, the 
active power per chip area remains unchanged for the scaled-down device.  The 
power-delay product of the scaled CMOS circuit shows a dramatic improvement by a 
factor of α3.  The simultaneous improvement in speed and power consumption of 
CMOS devices by scaling has propelled a dramatic expansion in technology and 
communications markets including the market associated with high performance 
microprocessors as well as low static-power applications, such as wireless systems. 
1.1.2 Moore’s law 
 
Moore's law describes a long-term trend in the history of computing hardware, in 
which the number of transistors that can be placed on an integrated circuit has 
doubled approximately every two years.  The law is named after Intel co-founder 
Gordon E. Moore, who introduced the concept in a 1965 paper [2].  It has since been 
used in the semiconductor industry to guide long-term planning and to set targets for 
research and development.  Table 1-2 shows a historical trend of the number of 
transistors in Intel central processing unit (CPU) in the period between 1971 and 2005 
[3]. 
(1.2) 
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The capabilities of many digital electronic devices are strongly linked to Moore's 
law: processing speed, memory capacity, sensors and even the number and size of 
pixels in digital cameras.  All of these are improving at (roughly) exponential rates as 
well.  This has dramatically increased the usefulness of digital electronics in nearly 
every segment of the world economy. Moore's law precisely describes a driving force 
of technological and social change in the late 20th and early 21st centuries. The trend 
has continued for more than half a century and is not expected to stop until 2015 or 
later.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1.2 Requirements for high-κ dielectrics 
1.2.1 MOSFET gate dielectrics 
 
As CMOS devices have been scaled down according to Moore’s law, the 
conventional SiOxNy/poly-crystalline Si (poly-Si) gate structure reached its physical 
limit to further reduce equivalent oxide thickness (EOT) for exponentially increasing 
gate leakage current. As an alternative to SiOxNy gate dielectrics, much work has 
been done on the research of high-κ materials that enable physically thicker gate 
dielectrics and hence lower gate leakage current while reducing the electrical 
thickness. Among all the candidates, Hf-based oxides, such as HfO2 or HfSixOy, have 
shown the most promise [4]. Recent studies on Hf-based oxide/poly-Si stacks have 
revealed, however, that an anomalous threshold voltage (Vt) increase, which is termed 
Table 1-2 Historical trend of number of transistors in Intel CPU (1971-2005) [3] 
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Fermi-level pinning, is unavoidable with this material system [5], [6].  Although the 
physical models explaining this phenomenon differ in some details, they attribute the 
uncontrollable Vt to the intrinsic reaction at the Hf-based oxides/poly-Si interfaces in 
common.  This fundamental issue necessitates the introduction of metal gate in 
conjunction with Hf-based high-κ dielectrics. Figure 1-2 schematically shows the 
benefit of high-κ dielectrics and metal gates in terms of inversion oxide thickness 
(Tinv). The improvement by replacing SiOxNy/poly-Si stacks with high-κ metal gate 
stacks is two-folds. One is EOT scaling from the high permittivity of the gate 
dielectric portion. The other is the elimination of the depletion layer at the 
dielectric/poly-Si interface, which amounts to approximately 0.4 nm at an inversion 
bias state. Both of them contribute to Tinv scaling.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1-3 shows the requirements for physical gate length (Lg) and EOT of a bulk 
high-performance device from the International Technology Roadmap for 
Semiconductors (ITRS) 2008 [7]. As seen in Fig. 1-3, continued Lg scaling below 25 
nm is expected beyond 2010. Electrostatic control will be challenging in such a short 
Lg regime due to increasing impact from the drain bias on the potential in the channel 
region. Aggressive EOT scaling is one of the key enablers to maintain sufficient 
control of the channel potential by the gate bias. The EOT of the first generation high-
κ metal gate stack was 1.0 nm [8]. The 22-nm-node and beyond requires EOT ≤ 0.6 
nm for continued Lg scaling. 
 
Fig. 1-2 Comparison of SiOxNy/Poly-Si and high-κ metal gate in inversion state. CD, 
Cox, and Cinv correspond to capacitance of depletion layer, oxide layer, and inversion 
layer, respectively. 
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Si
source drain
2
1CD
Cox
Cinv
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In addition to EOT scaling, a high performance logic large-scale integrated circuit 
(LSI) requires the metal effective work functions (EWFs) to be within 0.2 eV of the 
conduction band edge (Ec) and valence band edge (EV) of Si for n- and p-MOSFET, 
respectively [9]. Integration of CMOS devices having appropriate EWFs is one of the 
key challenges for the implementation of high-κ metal gate technology. After a brief 
introduction of two main approaches (i.e. gate-first and gate-last) of high-κ metal gate 
CMOS integration in Session 1.3, EWF controllability and EOT scalability will be 
discussed in detail in Chapter 3 (gate-last) and Chapter 4 (gate-first). 
 
 
 
Fig. 1-3 ITRS requirements for Lg and EOT of bulk high-performance device.  
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1.2.2 Embedded deep trench capacitors 
 
Embedded dynamic random access memory (eDRAM) is a capacitor-based 
DRAM usually integrated on the same die as the main processor, as opposed to 
external DRAM modules and transistor-based static random access memory (SRAM) 
typically used for caches. Embedding permits much wider buses and higher operation 
speeds, and due to much higher density of DRAM in comparison to SRAM, larger 
amounts of memory can potentially be used. However, the difference in 
manufacturing processes make on-die integration difficult, so several dies have to be 
packaged in one chip, raising costs. The latest developments overcome this limitation 
by using standard CMOS process to manufacture eDRAM.  
Fabricating deep trench (DT) capacitors prior to a standard CMOS process is one 
of the most promissing approaches to enable eDRAM with minimum changes to the 
integration flow [10, 11]. The typcial DT capacitor has a depth of several micro 
meters with a diemeter in the order of hundred nano meters. Thus, a large surface area 
per DT capacitor can be obtained with a limited footprint of a chip. This is important 
to keep the capacitance per DT sufficiently high to meet the requirements for 
operational margin. The historical migration of the shape of DT capacitors is shown in 
Fig. 1-4 together with the trend of capacitance per cell [12].  
 
 
 
 
 
 
 
 
 
 
 
 
Since reactive ion etching (RIE) technique has been used to form DT capacitors 
on a Si wafer, the depth of DT becomes shallower as the diameter becomes smaller in 
Fig. 1-4 Trend of DT capacitor configuration and capacitance per cell for 90, 65, and 
45-nm-node eDRAM. The dotted collomn shows the requirement in the 45-nm-node.  
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 8 
accordance with CMOS scaling. This trend can be seen by comparing the cross 
sectional image of DT of each generation. As a result, the capacitance per cell is 
continuously reduced from generation to generation, provided that the conventional 
material (i.e. SiOxNy) is employed as a capacitor dielectric. As shown in Fig. 1-4, the 
capacitance will fall short of 25 fF/cell, which is the minimum requirement to sustain 
DRAM functionality, at the 45-nm-node eDRAM. 
Over the last decade, a continuous trend in miniaturization of DT capacitors has 
required new technologies for maintaining a certain amount of capacitance per cell.  
Surface area enhancement techniques such as Hemi-Spherical-Grain (HSG) or the 
application of Al2O3 to the node dielectric has been investigated [13, 14].  As design 
rules edge into the sub-65nm region, however, geometrical options are exhausted 
because of physical limitations.  Consequently, materials with permittivity higher than 
that of Al2O3 (~9) are required.  In addition, high-κ materials for DT node dielectrics 
must have thermal stability of up to 1050°C and good step coverage at the same time. 
The potential material and process meeting these criteria will be discussed in detail in 
Chapter 2. 
1.3 Integration of high-κ/metal gate MOSFET 
 
Integration schemes for high-κ metal gate CMOS devices are categorized into 
gate-first and gate-last depending on the order of dopant activation anneal and high-κ 
metal gate formation. Each integration scheme is reviewed in the following sub-
sections. 
1.3.1 Gate-first integration 
 
For integration of high-κ gate dielectrics into a CMOS process, a conventional 
integration scheme is generally favored. In gate-first process, formation of high-κ 
metal gate stack is completed prior to dopant activation to maximize the compatibility 
with the conventional CMOS process. In the state-of-the-art CMOS integration 
schemes, shallow trench isolation (STI) is employed for device isolation as shown in 
Fig. 1-5-1. After the isolation process, a pre-gate clean is performed using 
hydrofluoric (HF) acid followed by a pre-deposition treatment. Either a thermal 
treatment or a wet chemical process is used as surface preparation. Then the high-κ 
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film is deposited. As previously mentioned, direct contact of high-κ films and poly-Si 
electrodes causes undesired threshold voltage increases.  Therefore, a metal film 
deposition follows the high-κ deposition as a workfunction setting layer. Then, the 
workfunction setting metal films are capped with either a poly-Si film or a low 
resistivity metal as shown in Fig. 1-5-2. The former stacked structure is termed metal 
inserted poly-Si stack (MIPS) [15]. For the latter approach, W is typically used for its 
thermal stability and low resistivity [16]. MIPS approach is widely accepted because 
of the compatibility with the conventional CMOS integration schemes. For gate 
patterning, photo resist is used in combination with RIE. The device structure after an 
ideal gate etch is shown in Fig. 1-5-3. Prior to source/drain ion implantation, a spacer 
is formed using a nitride layer. The activation of the junction and gate dopants is 
achieved by a 5 sec anneal at 1000 °C. The ideal device structure after spacer and 
junction formation is illustrated in Fig. 1-5-4. In order to minimize the junction and 
gate resistance the standard self-aligned silicide process is used, where Ni is deposited 
on the wafer first and then a thermal process step is applied to react the metal and the 
Si forming N-silicide. The unreacted Ni is selectively removed by a wet chemical 
process. The device structure after silicide formation is shown in Fig. 1-5-5. For 
device contact, an inter-layer dielectric (ILD) is deposited followed by a planarization 
step using chemical mechanical polishing (CMP). The contact hole process includes 
lithography, etch, clean and W deposition to obtain the structure described in Fig. 1-5-
6. The metallization is achieved using Cu wiring in the state-of-the-art CMOS 
integration. A passivation anneal in forming gas completes the MOSFET fabrication.  
The major advantage of gate-first process is the high compatibility with the 
conventional CMOS integration, but on the other hand, a high thermal budget poses 
more stringent requirements for the high-κ material. In the early days of high-κ 
research, the anomalous Vt behavior was attributed to the reaction at the Hf-based 
oxide/poly-Si interface. Recent studies, however, have revealed that this effect is 
present even in conjunction with thermally stable metal electrodes [17]. Therefore, Vt 
control for high-κ/metal gate stack still remains as one of the critical obstacles for 
implementation of gate-first integration. The technique to control Vt under the 
constraints of the high thermal budget of gate-first process will be discussed more in 
detail in Chapter 4. 
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Fig. 1-5  Process flow of gate-first integration 
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1.3.2 Gate-last integration 
 
Another way to obtain sufficiently low Vt is employing dual metal gates which 
have vacuum workfunctions corresponding to EC and EV of Si and limiting the 
thermal budget to below 500°C.  This is achieved by forming the junctions prior to the 
high-κ/metal gate stack formation [18]. This approach is termed gate-last integration. 
The early process steps in gate-last process follow the conventional CMOS 
integration using SiO2/poly-Si gate stacks. The SiO2/poly-Si gate stacks serve the 
purpose as dummy gate structures. The source/drain junctions are formed by ion 
implantation using the dummy gate structure and a dopant activation anneal at 1000°C. 
Then the standard self-aligned silicide process is employed to form a low resistivity 
contact layer on the source/drain area as shown in Fig. 1-6-1. After ILD deposition, 
the poly-Si gate is exposed by CMP process, followed by poly-Si removal using either 
RIE process or wet etching process. Then the dummy SiO2 layer is removed by HF 
acid to form a thinner interfacial layer as shown in Fig. 1-6-2. Prior to high-κ 
deposition, a pre-deposition treatment is carried out using wet-chemical treatments. 
As seen in Fig. 1-6-2, the high-κ layer must be grown uniformly at the bottom of the 
dummy gate whose aspect ratio becomes larger than 1:2 for the sub-50nm gate length 
MOSFETs.  Therefore atomic layer deposition (ALD), which takes advantage of the 
surface adsorption rather than the gas phase reaction of the precursor, is the most 
suitable technique to form high-κ layer for gate-last process. The ALD process of Hf-
based high-κ dielectrics will be discussed in Chapter 2. The high-κ deposition is 
followed by a post-deposition anneal (PDA). Then workfunction setting metal layers 
are deposited on the high-κ layer. For fabrication of CMOS devices, a metal layer for 
the n-type (p-type) MOSFETs needs to be removed from the p-type (n-type) 
MOSFET area selectively to the underlying high-κ layer, followed by a metal layer 
for the p-type (n-type) MOSFETs. The suitable materials for workfunction setting 
metals will be discussed in Chapter 3. Next, the rest of the trench is filled with a low 
resistivity metal such as Al or W as illustrated in Fig. 1-6-3. Then, the metal layers are 
removed by CMP to expose the ILD and to leave the metal layers only in the trench as 
shown in Fig. 1-6-4. Thus, the devices are isolated with each other in a self-aligned 
manner. After the metal CMP, the second ILD is deposited, followed by the 
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conventional contact hole and metallization process as discussed in gate-first 
integration to obtain the final structure as shown in Fig. 1-6-5. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1-6 Process flow of gate-last integration 
1-6-1 Self-aligned process with dummy gate 
1-6-2 Dummy gate removal 
1-6-3 Deposition of high-κ metal stack 
1-6-4 Metal planerization 
1-6-5 ILD and contact hole formation
Silicide
Si Substrate 
STISTI
Dummy
gate
Spacer
High-κMetal gate
Al
ILD 
ILD W
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1.3.3 Pros and cons of each scheme 
 
The typical final structures obtained from gate-first and gate-last integration are 
shown in Fig. 1-7 [8, 19].  
 
 
 
 
 
 
 
 
 
 
 
 
 
The semiconductor industry has not yet converged into one way for 
manufacturing. In this sub-section, generally known pros and cons of each scheme are 
summarized. As reviewed in Section 1.3.1, one of the most attractive characteristics 
of gate-first process is its simplicity. In the case of MIPS integration, depositions of 
high-κ and metal films are the only added steps to the conventional CMOS integration 
process. Therefore, the Lg can be scaled down in a similar way to the classic scaling, 
i.e. patterning gates with smaller dimensions using the state-of-the-art lithography tool 
and etching the gate structure using RIE process.  It has been reported that gate-first 
process is a promising enabler of continued Lg scaling down to 25 nm when practiced 
with aggressive Tinv scaling [20]. In order to achieve such an aggressive device 
scaling, a lot of engineering effort is required in gate etching process for nearly 
straight vertical profiles. In addition, innovation in workfunction control is 
indispensable to achieve sufficiently low Vt values due to thermal instability of high-κ 
metal gate stacks. On the other hand, thermal budget on high-κ metal gate stacks is 
significantly reduced in gate-last process as reviewed in Section 1.3.2, which 
increases the options for gate electrode materials. Another benefit of gate-last process 
Fig. 1-7 Cross sectional TEM images of high-κ/metal gate devices fabricated by 
(a)gate-first process [19] and (b)gate-last process [8]. 
(a) Gate-first approach [19] (b) Gate-last approach [8]
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is strain enhancement in the channel of MOSFETs. It has been reported that removal 
of dummy gate structure under the external stress element enhances the strain in the 
channel resulting in higher performance [21]. Since the modern CMOS technology 
relies on performance boost from strain engineering, gate-last process offers another 
attractive knob which has not been exploited in the previous CMOS generations. The 
biggest challenge of gate-last process is the metal fill into the trench and the 
subsequent metal CMP process. These steps add a lot of complexity to the CMOS 
integration flow. Also, the Lg scaling with gate-last process is limited by the gap fill 
capability, and thus requires continued innovation for future technology nodes. The 
pros and cons for gate-first and gate-last processes are summarized in Table 1-3. 
 
 
 
 
 
 
 
 
 
 
1.4 Purpose of this study 
 
As reviewed in this Chapter, the Si-based CMOS technology is currently on the 
cusp of paradigm shift from the classic scaling rule to performance improvement by 
introduction of new materials. In this new era, the driving force of Moore’s law is 
continued innovation in materials technology and the state-of-the-art lithography tool 
alone does not guarantee the future anymore. The primary purpose of this study is to 
establish methodologies of Vt control and EOT scaling of the high-κ metal gate stacks 
for the 22-nm-node and beyond and to obtain a general guideline for performance 
improvement in the material-driven scaling era by focusing on carrier mobility of 
MOSFETs. 
Chapter 2 describes growth techniques of high-κ films and a leakage current 
conduction mechanism. Based on these understandings, materials and processes for 
Table 1-3 Summary of pros and cons 
Process complexity
(Gap fill, Metal CMP)
Material flexibility
Strain enhancement
Gate-last
Workfunction instability
Gate RIE
Process simplicity
Lg scalability
Gate-first
(MIPS)
ConsPros
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achieving EOT scaling and a low leakage current are discussed. Finally in this 
Chapter, feasibility of ALD HfSiON process as a node dielectric of DT capacitors is 
demonstrated. Chapter 3 discusses the suitable gate materials for gate-last high-κ 
metal gate MOSFETs. Hf-Si is proposed as a gate electrode for n-type MOSFETs. 
Through a systematic investigation of the HfO2/Hf-Si stacks, key factors for Vt 
control and carrier mobility in gate-last process are clarified. On the other hand, Vt 
control and EOT scaling for gate-first high-κ metal gate MOSFETs are discussed in 
Chapter 4. The EOT scaling strategy for the 22-nm-node and beyond is shown in this 
Chapter.  Chapter 3 and 4 provide new perspectives for comparing gate-first and gate-
last processes in terms of EOT scaling and carrier mobility. Chapter 5 describes the 
impact of the extreme EOT scaling on carrier mobility based on the learning from 
both gate-last and gate-first processes. Physical models explaining mobility 
degradation from the EOT scaling and the Vt control techniques are proposed. Based 
on these models, a possible gate stack scaling scenario for MOSFETs in the future 
generation operating in a quasi-ballistic carrier transport regime is discussed. Finally, 
Chapter 6 provides general conclusions of this study. 
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CHAPTER 2  High-κ film growth and characterization 
 
 
Growth of high-κ films with excellent insulating properties and thickness control 
of atomic precision is indispensable for the high-κ metal gate technology. In this 
Chapter, an ALD process for Hf(Si)Ox is established with maturity enabling 
application to the state-of-the-art eDRAM. Importance of reduction of the residual 
carbon concentration is highlighted to realize a high-κ dielectric with extremely low 
leakage current. The ALD process established in this Chapter is the key building 
block throughout this study. 
2.1 Introduction 
 
As reviewed in Chapter 1, a node dielectric with a higher permittivity than that of 
Al2O3 (~9) is required for the DT capacitor in the 45-nm-node and beyond. In addition, 
application to DT capacitors necessitates thermal stability of up to 1050°C and good 
step coverage at the same time. The comparison of high-κ materials from these 
viewpoints is shown in Table 2-1. Although HfSiON, which has been widely 
investigated as gate dielectrics, shows both a high permittivity (~13) and thermal 
stability of up to 1000°C, it has never been considered as a candidate for the node 
dielectric of DT capacitors.  This is due to the difficulty of depositing ternary 
materials into high aspect ratio structures with a uniform film composition. 
 
 
 
 
 
 
 
 
 
 
Table 2-1 Comparison of high-κ materials for node dielectric for DT capacitor 
HfSiON
HfSiON
HfAlOx
HfO2
Al2O3
Unreported
×
Step 
Coverage
×
×
Thermal 
Stability
ALD10-15
CVD10-15
ALD15-20
ALD20
ALD9
CVD7Si3N4
Deposition 
Method
PermittivityMaterial
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2.2 Atomic Layer Deposition of HfSiOx 
 
  In this study, feasibility of HfSiON as a node dielectric for DT capacitors was 
investigated by exploring ALD processes. Tetrakis(ethylmethylamino)hafnium  
(TEMAHf) and tetrakis(ethylmethylamino)silicon (TEMASi) were used as precursors.  
The chemical formulas of TEMAHf and TEMASi are shown in Fig. 2-1.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Two ALD sequences were compared using these precursors. One is a laminate 
process in which HfO2 and SiO2 are deposited alternately. In this case, the Hf/Si ratio 
of the film is controlled by the cycle ratio.  On the other hand, a coinjection process is 
a method of introducing multiple precursors into a chamber at the same time.  
TEMAHf and TEMASi is an ideal combination for the coinjection process because of 
close vapor pressures and absence of vapor phase reaction. In addition, having the 
same ligands (ethylmethylamino) enables exchange of the ligands between TEMAHf 
and TEMASi, resulting in a uniform chemical adsorption on the surface [1]. Figure 2-
2 schematically shows the procedure of the coinjection process.  The Hf ratio 
[Hf/(Hf+Si)%] of the film can be controlled over the range of 0~100% by varying the 
precursor gas flow rate. At step 1, TEMAHf and TEMASi molecules are chemically 
adsorbed to the substrate. At step 2, an Ar flow is introduced to the chamber to purge 
the unadsorbed molecules and to leave only a monolayer of molecules attached to the 
surface. At step 3, an O3 flow is introduced to replace ethylmethylamino ligands with 
Fig. 2-1 Chemical formulas for TEMAHf and TEMASi. 
Hf 
N  
N  N  
N  CH3
C2H5
CH3
CH3
CH3
C2H5
C2H5
C2H5
Si 
N  
N  N  
N  CH3
C2H5
CH3
CH3
CH3
C2H5
C2H5
C2H5
TEMAHf TEMASi 
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oxygen atoms and to form a HfSiOx layer. At step 4, an Ar flow is introduced again to 
purge the O3 gas in the chamber and to avoid the vapor phase reaction during the next 
TEMAHf and TEMASi flow. These steps are repeated until the HfSiOx layer reaches 
the target thickness. The deposition rates (DR) of the laminate and coinjection as a 
function of the Hf ratio are shown in Fig. 2-3.  The Hf ratio was obtained by 
Rutherford backscattering spectroscopy (RBS). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The extremely low DR of SiO2 (Hf/(Hf+Si)=0%, < 0.1 Å/cycle) compared with 
that of HfO2 (Hf/(Hf+Si)=100%, ~1 Å/cycle) corresponds to the large disparity of 
sticking factors between TEMAHf and TEMASi.  According to the simulation by 
Erben et al. [2], the difference in sticking factors leads to a gradation of Hf/Si ratio in 
Fig. 2-2 Procedure of co-injection (1cycle). 
 
Fig. 2-3 Deposition rates of laminate and co-injection process as function of Hf 
ratio obtained by RBS. 
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the depth direction of the DT structure.  Since a uniform Hf/Si ratio is required to 
maintain a high permittivity and a high thermal stability in the entire DT structure, 
bridging the difference in sticking factors is of paramount importance.  In the laminate 
process, DR increased in proportion to the Hf/(Hf+Si) ratio of the film.  On the 
contrary, the coinjection process exhibited an increased DR from the proportional 
relationship.  This phenomenon can be explained by the catalytic effect of TEMAHf 
in conjunction with TEMASi.  It is speculated that the sticking factors for TEMAHf 
and TEMASi become closer due to this effect. 
2.3 Experimental 
 
First, the step coverage performance of each ALD process was evaluated using the 
DT of the 45 nm-node-eDRAM. Next, the mechanism underlying leakage current 
was analyzed on the basis of electrical properties of the planar capacitors whose 
cross-sectional structure is shown in Fig. 2-4.  The thickness and stoichiometry of 
the HfSiON films are summarized in the table in Fig. 2-4.  
 
 
 
 
 
 
 
 
 
 
 
 
In this experiment, substrate temperature and chamber pressure during the ALD 
process were varied and their impact on the electrical properties was examined.  For 
the film analysis, secondary ion mass spectrometry (SIMS) and synchrotron 
radiation photoemission spectroscopy (SRPES) were carried out. Finally, DT 
capacitors were fabricated using the 65 nm-node-eDRAM technology.  Figure 2-5 
shows the main part of the integration flow.  The Hf/Si ratio of the film was adjusted 
Fig. 2-4 Schematics of planer capacitor fabricated in this study. 
 
15atom%N concentration
50%Hf/Si ratio
5 ~ 10nmThickness
SiO2
Al
SiO2
P doped a-Si
HfSiON
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to 50% for all the samples.  The nitridation of HfSiOx films was performed by NH3 
annealing. 
 
 
 
 
 
 
 
 
 
 
 
2.4 Results and Discussions 
2.4.1 Step coverage in DT (45-nm-node eDRAM) 
 
 In order to investigate the gradation of the stoichiometry of the HfSiON film in 
the depth direction of DT, SIMS analysis was performed while sputtering the Si 
substrate where DTs were formed with a known areal density. The SIMS intensity of 
Hf and N from that area were traced as a function of the sputtering time. The depth 
profiles of Hf and N for HfSiON films deposited by the laminate and coinjection 
processes were summarized as a function of normalized depth in the DT (full depth of 
DT = 1) as shown in Fig. 2-6. As seen in Fig. 2-6, Hf depletion occurred near the 
bottom of DT in the case of laminate, while the coinjection process showed uniform 
depth profiles of both Hf and N.  This difference can be attributed to the catalytic 
effect of the coinjection process.  In view of the flat distribution of each component of 
HfSiON in the depth direction, the coinjection process was chosen for DT 
applications in this study. 
 
 
 
 
 
Fig. 2-5 Integration flow of DT capacitors. 
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Fig. 2-6 Depth profiles of Hf and N obtained by SIMS (solid : coinjection, dashed : 
laminate). The x-axis is normalized by the total depth of the DT. 
 
Fig. 2-7 (a) Cross-section image of entire DT structure. 
Fig. 2-7 (b)-(c) Perpendicular images to wafer surface at same magnification. 
Fig. 2-7 (d)-(e) Parallel images to wafer surface at same magnification. 
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     Shown in Figs. 2-7 (a)-(e) are cross-sectional transmission electron microscopy 
(TEM) images of the coinjection sample.  Almost identical physical thicknesses of 
HfSiON near the top and the bottom of DT were confirmed.  On the basis of these 
results, it can be concluded that HfSiON obtained by the coinjection process has a 
sufficient step coverage performance for the 45-nm-node DT applications. 
2.4.2 Mechanism underlying leakage current (planer) 
 
The dependences of EOT-leakage current properties on the substrate temperature 
and chamber pressure during the ALD process are shown in Figs. 2-8 and 2-9, 
respectively.  The leakage current was measured at a gate bias of 1V. As one can see 
in these figures, higher temperatures and higher pressures during the ALD process 
lead to a lower leakage current at a given EOT.  These trends can be summarized as a 
function of carbon concentration in HfSiOx, which was measured by SIMS as shown 
in Fig. 2-10.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2-8 Substrate temperature dependence (@ 2Torr) of EOT-Leak properties which 
were measured at gate bias of 1V. 
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A strong correlation between leakage current and carbon concentration was 
observed.  The concentration of residual carbon decreased as the temperature and 
pressure in the ALD process increased due to a stronger oxidative effect of O3.  Since 
there exits a strong correlation between leakage current and carbon concentration, it is 
extremely important to reduce the concentration of carbon. 
Fig. 2-9 Chamber pressure dependence (@ 380°C) of EOT-Leak properties which 
were measured at gate bias of 1V. 
 
Fig. 2-10 Leakage current at gate bias of 1V as function of carbon concentration in 
HfSiOx measured by SIMS. 
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The measurement temperature dependence of the leakage current was also 
examined and an Arrhenius plot was obtained as shown in Fig. 2-11.  A good linearity 
of the Arrhenius plot indicates that the conduction mechanism is Poole-Frenkel (PF) 
type.  It should be noted that the leakage current increased as carbon concentration 
increased while maintaining almost the same slope.  This trend suggests the possible 
contribution of electron traps originating from residual carbon in HfSiON films to PF 
current.  Then, trap depth was calculated to be 0.9 eV from the slope of the Arrhenius 
plot.  Since both electrodes are n-type Si, it can be deduced that the dominant carrier 
is electron.  Consequently the trap level locates below the conduction band minimum 
(CBM) of HfSiON. In order to elucidate the precise band alignment of HfSiON used 
in this study, SRPES was carried out.  The valence band maximum (VBM) offset 
from that of Si was derived from the valence band spectrum of HfSiON by subtracting 
the spectrum of H-terminated Si(001) as a background [3].  On the other hand, the 
band gap (Eg) of HfSiON was extracted from the O 1s energy-loss spectrum, which 
reflects the interband transition from the valence band to the conduction band [4].  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Shown in Fig. 2-12 is the band diagram of HfSiON and the trap level, which was 
estimated from the Arrhenius plot.  It was revealed that the trap level locates 
approximately 0.7 eV higher than the Fermi level of n-type Si, which is thought to be 
a reasonable path of electron current under the operating bias voltage.  
 
Fig. 2-11 Arrhenius plot of samples with varied carbon concentrations.  The leakage 
current was measured in the temperature range between room temperature to 150°C. 
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The mechanism behind the link between the residual carbon and the trap level 
below the CBM of HfSiON requires further study. The possible model is that the 
residual carbon concentration is an indicator of oxygen vacancy concentration in the 
HfSiON film. It has been reported that oxygen vacancies in a Hf-based high-κ 
dielectric form a trap level 0.3-1.6 eV below the CBM of HfO2 depending on charged 
status [5]. The residual carbon atoms in our ALD process originate from unreplaced 
ethylmethylamino-ligands. Three carbon atoms belong to one ligand as shown in Fig. 
2-1. Since the bond between a Hf atom and an ethylmethylamino-ligand is weak 
enough to facilitate chemical adsorption, the unreplaced ethylmethylamino-ligand 
during the ALD process is most likely disconnected after the device fabrication 
process including a 1050°C anneal, leaving an oxygen vacancy in the oxygen site of 
HfO2. Thus, a carbon concentration in a Hf-based high-κ dielectric can be an effective 
indicator of film quality. This model is extendible to any chemical reaction process of 
Hf-based high-κ film using a metal organic precursor. In the next sub-section, leakage 
current improvement using this metrics is demonstrated. 
2.4.3 Reduction of leakage current 
 
On the basis of the findings presented in the previous sub-section, we propose two 
solutions for low leakage current.  One is sequential high-pressure ozone (SHO) 
treatment, which is a method for reducing carbon concentration in HfSiOx without 
causing any step coverage degradation.  Although leakage current can be reduced 
Fig. 2-12 Band diagram of n+ Si/HfSiON/n+ Si stack obtained by SRPES and trap 
level derived by Arrhenius plot. 
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using a higher chamber pressure during the ALD process, the thermal decomposition 
of the precursors occurs at a certain point, which leads to a severe degradation of the 
step coverage.  That is, there is a conflict between film quality and the step coverage 
performance of HfSiON in the conventional ALD process.  The concept of SHO 
treatment is shown in Fig. 2-13.  In this sequence, the coinjection process is carried 
out at lower than the critical pressure which separates the ALD mode and the 
chemical vapor deposition (CVD) mode (thermal decomposition of the precursors).  
In addition to the coinjection cycles, an O3 step at the higher chamber pressure than 
the critical pressure is inserted every 5 to 10 cycles.  In this additional O3 step, 
residual carbons in the film are oxidized and removed without causing CVD reaction.  
Therefore, a reduced amount of residual carbons and excellent step coverage in the 
DT structure can be obtained at the same time.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2-14 shows the SIMS depth profiles of carbon in HfSiON with and without 
SHO treatment.  It was confirmed that carbon concentration can be reduced by 60% 
with SHO treatment. 
 
 
 
 
 
Fig. 2-13 Procedure of SHO treatment (CP: critical pressure that separates ALD and 
CVD). 
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The other solution is the sandwich structure (Si3N4/HfSiON/Al2O3 stack).  To 
realize this structure, the prenitridation of the substrate is carried out before HfSiOx 
deposition by the coinjection process.  After the postnitridation of HfSiOx, the film is 
capped with ALD Al2O3.  As a result, HfSiON is sandwiched between Si3N4 and 
Al2O3, both of which have larger CBM offsets than that of HfSiON, as shown in Fig. 
2-15.  The values for Al2O3 and Si3N4 are quoted from ref. [6]. Consequently, the trap-
assisted electron current can be suppressed as compared with the single film of 
HfSiON.  In addition, it should be noted that this combination of materials is 
thermally robust up to 1050°C, which means it is applicable to DT dielectrics. Since 
both HfSiON obtained by the coinjection process and ALD Al2O3 exhibit an excellent 
step coverage, the same effect as that of planar capacitors can be expected in high-
aspect-ratio DT capacitors. 
 
 
 
 
 
 
 
Fig. 2-14 Depth profiles of carbon concentration obtained by SIMS, with and 
without SHO. 
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2.4.4 Application to DT capacitors (65-nm-node eDRAM) 
 
Finally, SHO treatment and the sandwich structure were applied to the fabrication 
of DT capacitors of the 65 nm-node-eDRAM.  Shown in Fig. 2-16 is a capacitance 
versus leakage current plot, which was measured at the operating voltage (Vcc/2 = 0.6 
V).  The effect of SHO at a higher pressure was clearly observed and a capacitance 
enhancement of 30% as compared with the conventional dielectric (NO) was achieved 
at the leakage current of 0.1 fA/cell.  Moreover, it was revealed that the sandwich 
structure more than compensated the EOT loss caused by a lower permittivity, and a 
capacitance enhancement of 50% was gained.  Time dependent dielectric breakdown 
(TDDB) lifetime was also estimated as shown in Fig. 2-17.  As a result, the product 
condition (memory size: 512 Mb, failure rate: 1ppm) demonstrated a 10-year lifetime 
at Vnode=1.4 V.   
 
 
 
 
 
 
Fig. 2-15 Band diagram of sandwich structure (Si3N4/HfSiON/Al2O3 stack). The 
values for Al2O3
* and Si3N4
* are quoted from ref. [6]. 
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Fig. 2-16 Capacitance as function of leakage current (DT capacitors of 65-nm-node 
eDRAM, Vnode=0.6V). Capacitance enhancement was measured at a leakage current 
of 0.1fA/cell. 
 
Fig. 2-17 TDDB life time as function of stress voltage.  The test conditions were 
85°C and constant voltage stress 
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2.5 Summary 
 
In this Chapter, HfSiON was applied to the node dielectric of DT capacitors for 
the first time.  The coinjection process of HfSiOx exhibited a sign of catalytic effect.  
By taking advantage of this effect, the conformal step coverage of HfSiON in the DT 
of the 45-nm-node eDRAM was achieved.  In addition, the mechanism underlying 
leakage current was revealed to be PF current originating from residual carbon.  This 
finding enables leakage current improvement of Hf-based high-κ films by using 
residual carbon concentration in the films as metrics. This method should be 
applicable to Hf-based high-κ films deposited from metal organic precursors in 
general. Then, SHO treatment and the sandwich structure (Si3N4/HfSiON/Al2O3 
stack) were proposed in order to suppress the leakage current.   
Finally, The DT capacitors of the 65 nm-node were fabricated and we 
demonstrated a capacitance enhancement of 50% as compared with the conventional 
SiON film. It can be concluded that the Si3N4/HfSiON/Al2O3 stack obtained by our 
newly developed ALD process is one of the promising candidates for the DT 
dielectric for the 45 nm-node-eDRAM and beyond. 
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CHAPTER 3   Gate-last high-κ metal gate MOSFET 
 
It has been a consensus in the research community that high-κ dielectrics require a 
high temperature anneal to attain a high carrier mobility comparable to the ideal 
SiO2/poly-Si case. In this Chapter, this belief is challenged and a record-high electron 
mobility is demonstrated by utilizing a low thermal budget of gate-last process. This 
is enabled by a novel Hf-Si electrode proposed in this study. 
3.1 Introduction 
 
     One of the most attractive characteristics of gate-last process is low thermal budget 
on high-κ metal gate stacks. Less stringent thermal stability constraints of gate-last 
process allow dual metal gates which have vacuum work functions corresponding to 
Ec and Ev for n- and p-MOSFET, respectively [1-4]. Although a significant progress 
has been made on the control of EWF of high-κ/metal gate stacks, degradation of 
electron mobility for the high-κ/metal gate stacks still remains as one of the most 
serious issues [5].  The degradation is attributed to intrinsic properties of high-κ, such 
as remote-phonons [6] and fixed charges [7], and hence it seems difficult to 
circumvent this issue.  Moreover, it has been reported that dipoles at the SiO2/high-κ 
interface, which are useful to adjust EWF of n-MOSFET near Ec, can be an additional 
source of carrier scattering [8]. Thus, it is a formidable challenge to avoid the mobility 
degradation and to obtain EWF corresponding to the Si band edge simultaneously by 
using high-κ metal gate stacks.   
After the launch of the first generation high-κ metal gate products [9], researchers 
in the community have been actively debating the suitable process (gate-first or gate-
last) for high-κ metal gate manufacturing mainly from the viewpoint of economics.  In 
this Chapter, the benefit of low thermal budget on high-κ/metal gate stacks in terms of 
electron mobility is discussed through a systematic study on HfO2/Hf-Si stacks using 
gate-last process for the purpose of providing another perspective in the selection of 
process for the future generation high-κ/metal gate devices. 
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3.2 Workfunction control for gate-last process 
 
3.2.1 Metal electrode for p-type MOSFET 
 
As reviewed in Chapter 1, an anomalous Vt behavior for high-κ gate dielectrics is 
unavoidable with gate-first process even in conjunction with thermally stable metal 
electrodes. This behavior is more pronounced as the workfunction of the metal 
electrode increases. It is widely accepted to interpret this trend as thermo-dynamical 
energy gain for the electron transfer from the energy level of oxygen vacancies in a 
Hf-based high-κ film to a metal electrode, resulting in formation of dipoles at the 
high-κ metal gate interface, which shift the Vt toward the Si mid-gap. Therefore, a 
low temperature process should mitigate this effect by suppressing the oxygen 
vacancy formation. Figure 3-1 summarizes the reported workfunction values for Hf-
based high-κ dielectrics with TiN and Ru electrodes as a function of process 
temperature [10-13]. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
As one can see in Fig. 3-1, reduction of effective workfunction occurs at different 
temperatures depending on the electrode material. The shift takes place at around 
700°C for TiN electrodes, while the change happens at a much lower temperature for 
Ru electrodes. This trend is in agreement with the energy gain for the electron transfer 
Fig. 3-1 Reported workfunction values for Hf-based high-κ dielectrics with TiN and 
Ru electrodes as function of process temperature [10-13]. 
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from the oxygen vacancies to the electrode [14]. Thus, it is indispensable to limit the 
post metal thermal budget to approximately 400°C when high workfunction metals 
such as Ru are employed. This means that care must be taken on thermal budget even 
with gate-last process. One encouraging trend in Fig. 3-1 is that TiN electrodes can 
exhibit sufficiently high workfunction for p-type MOSFET depending on deposition 
methods and post deposition treatments. Incorporation of electron negative species 
such as oxygen or fluorine may be the key to the high effective workfunction as 
discussed in [10]. TiN is a commonly used material in CMOS integration and favored 
in terms of manufacturability. Hence, TiN electrodes with appropriate deposition 
techniques and post treatments are attractive candidates for p-type MOSFET in gate-
last process. 
3.2.2 Metal electrode for n-type MOSFET 
 
On the other hand, n-type MOSFETs require metal electrodes with workfunction 
close to the Si Ec (~ 4.10 eV). The candidates include pure metals such as Ti, Ta, Al, 
or Hf. However, the pure metals having low workfunction values are known to be 
highly reactive with the gate dielectrics [15]. The interface reactions between the pure 
metals and high-κ dielectrics are typically accompanied with severe degradation in 
insulating properties. One of the effective ways to suppress the interface reaction is to 
form binary metals by alloying with nitrogen or silicon. Binary metals such as Ti-N, 
Ta-N, and Ta-Si, have been widely studied for suppressing the reactivity [16-18], 
however, addition of such stabilizing elements result in increase of workfuction. 
Therefore, a workfunction value close to the Si Ec has never been reported with this 
approach.  
In this study, we propose a Hf-Si alloy, considering the lower workfunction of Hf 
compared to previously investigated Ti and Ta. The workfunction setting mechanisms 
and impacts on electron mobility are discussed through systematic investigations on 
the HfO2/Hf-Si stacks. 
3.3 Experimental 
 
     HfO2/Hf-Si n-MOSFETs were fabricated using the gate-last process as shown in 
Fig. 3-2.  After a dummy gate removal and a pre-treatment, HfO2 was deposited by 
ALD with the thickness ranging from 1.0 to 5.0 nm.  The HfO2 layer must be grown 
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uniformly at the bottom of the dummy gate whose aspect ratio becomes larger than 
1:2 for the sub-50 nm gate length MOSFETs.  Therefore ALD, which takes advantage 
of the surface adsorption rather than the gas phase reaction of the precursor, is the 
most suitable technique to form high-κ layer for the gate-last process.  Then a PDA 
was performed at 700ºC in an N2 ambient, followed by a deposition of the Hf-Si. The 
atomic ratio of the Hf-Si [defined as Si/(Hf+Si)%] was varied in the range between 20 
and 80% by a co-sputter physical vapor deposition (PVD) method. The composition 
of the Hf-Si was analyzed by RBS. Next, the trench was filled with TiN/W for low 
gate resistivity, followed by CMP.  The rest of the process followed a standard back-
end-of-line (BEOL) integration flow using non-doped silicate glass (NSG) as inter 
layer dielectric.  A reference n-MOSFET with a conventional SiO2/n
+poly-Si gate 
stack was also prepared.   
 
 
 
 
 
 
 
 
 
 
 
The basic gate stack properties were characterized with 10×10 µm2 nMOSFETs 
with a substrate doping concentration of 1×1017/cm3, and then the short channel 
characteristics were obtained with a higher substrate doping concentration with a halo 
implantation.  The samples for physical characterizations of the HfO2/Hf-Si interface 
received a forming gas anneal (FGA) at 400ºC after the deposition of the Hf-Si, which 
simulates the actual thermal budget during the CMOS fabrication. Then, the Hf-Si 
electrode was removed by wet etching and angle resolved X-ray photoelectron 
spectroscopy (AR-XPS) was carried out to investigate the interface reactions. The 
Fig. 3-2 Process flow of gate-last integration and film analysis samples used in this study. 
The schematics of the final device structure are shown on the right. 
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crystallinity of the HfO2 was examined by reflection high-energy electron diffraction 
(RHEED). The depth profile of the crystallinity was studied by repeated RHEED 
analysis and HF wet etching. 
3.4 Results and Discussions 
3.4.1 Effective workfunction control of Hf-Si electrode 
 
     The composition of the Hf-Si was controlled by changing the ratio of the power 
applied to a Hf target and a Si target during the co-sputter process.  The Si/(Hf+Si) 
ratio determined by RBS analysis was varied in a wide range (20-80%) with a 
negligible change in resistivity as shown in Fig. 3-3.   The resistivity of the Hf-Si is 
approximately 2×10-4 ohm-cm, which is comparable to heavily doped (to the order 
of 1021 cm-3) n+poly-Si and p+poly-Si and acceptable as a gate electrode.   
 
 
 
 
 
 
 
 
 
 
 
 
 
Next, the impact of the composition of the Hf-Si on the Vt of n-MOSFETs was 
investigated using HfO2 and SiO2 as gate dielectrics.  Note that the Vt  for the 
heavily doped  n+poly-Si electrode was also obtained so that one can discuss the 
EWF of the Hf-Si electrode with respect to Ec. Figure 3-4 demonstrates that the Vt 
Fig. 3-3 Atomic content of silicon in Hf-Si (square) and resistivity (circle) as 
function of Si / (Hf + Si) power ratio. 
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of the Hf-Si electrode can be controlled in the range between the value 
corresponding to the n+poly-Si control and the value 0.2 V higher than that.   
 
 
 
 
 
 
 
 
 
 
 
The EWF of the HfO2/Hf-Si stack was calculated from the Vt based on the 
following equations: 
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where φM is the vacuum workfunction of the Hf-Si, ∆D is the contribution from the 
interface dipoles, ∆Qfix is the contribution from the fixed charges in the gate 
dielectrics, φS is the Fermi level of the Si substrate, ψB is the energy difference 
between the Fermi of the doped Si substrate and the intrinsic Fermi level, εS is the 
permittivity of Si, q is elementary charge, NA is the doping concentration of the Si 
substrate, and CO is the gate oxide capacitance.  The EWF was calibrated by adjusting 
the value of the n+poly-Si control to 4.10 eV.  The EWF values of Si-33% Hf-Si, Si-
50% Hf-Si, and Si-66% Hf-Si were calculated to be 4.15, 4.21, and 4.36 eV, 
respectively.  On the other hand, the φM values obtained by cutoff energy of X-ray 
excited secondary electron are 4.10, 4.20, and 4.35 eV, respectively [19].  The 
comparison between the EWF values derived from the Vt and the φM values indicates 
Fig. 3-4 Vt of n-MOSFETs using Hf-Si electrodes on SiO2 and HfO2 compared with 
n+poly-Si gate. 
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that the sum of ∆D and ∆Qfix is negligibly small and the Vt of the HfO2/Hf-Si stack is 
controlled dominantly by the φM of the Hf-Si electrode.  The linear relationship of the 
Vt for HfO2 and that for SiO2 as opposed to the deviated data point for the n
+poly-Si 
electrode also evidences the absence of the Fermi-level pinning effect for the 
HfO2/Hf-Si stack fabricated by gate-last process. 
3.4.2 Mobility trend for thick HfO2 (Tinv > 1.6 nm) 
 
     Figure 3-5 shows the electron mobility at the effective field (Eeff) of 1.0 MV/cm 
and the hysteresis of the capacitance-voltage (C-V) measurement as a function of 
physical thickness (Tphys) of HfO2 obtained with the Si-50% Hf-Si electrode. The 
hysteresis is defined as the flatband voltage (Vfb) difference between the up-sweep 
and the down-sweep of the C-V measurement. The voltage sweep range for each 
sample was adjusted to the oxide field (Eox) of 5.0 MV/cm.  The up-sweep is from the 
inversion bias (Eox = + 5.0 MV/cm) to the accumulation bias (Eox = - 5.0 MV/cm) and 
the down-sweep is vice versa. The hysteresis drastically decreased and the electron 
mobility improved as Tphys decreased below the critical value of 2.5 nm.   
In order to further elucidate this phenomenon, HfO2 of Tphys = 1.5 nm (Point A in 
Fig. 3-5), Tphys = 2.5 nm (Point B in Fig. 3-5), and Tphys = 5.0 nm were analyzed by 
RHEED as shown in Fig. 3-6.  RHEED is sensitive to crystallinity of surface layers 
and suitable for the analysis of the depth profile of the crystal structure of HfO2 when 
performed alternately with wet etching.  The uppermost high-κ layers (top-IFL) 
exhibited halo patterns for all samples.  After removing the top-IFL using HF etching, 
a ring pattern corresponding to a polycrystalline film was observed in Point B and the 
Tphys = 5.0 nm sample whereas Point A still showed a halo pattern.  The higher HF 
etching rate for the bulk portion of Point A also indicates amorphous structure.  The 
thickness of the top-IFL for Point B and the Tphys = 5.0 nm sample are approximately 
1.0 nm.  This portion may be originally crystalline after the PDA but transformed to 
amorphous by forming HfSixOy due the Si diffusion from the Hf-Si electrode as 
illustrated in Fig. 3-6.  This effect can be accelerated by employing a Si-rich Hf-Si 
electrode as discussed later. The ring pattern for the bulk portion of Point B and the 
Tphys = 5.0 nm sample was assigned to the monoclinic-HfO2 (m-HfO2).  The wet 
etching rate for this portion substantially decreased compared to the amorphous 
portion.  The increase of hysteresis by crystallization [amorphous-HfO2 (a-HfO2) 
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(point A): 2.6 mV, m-HfO2 (point B): 42.9 mV] is much larger than the expected 
difference from the Tphys values, which accounts for only 2.8× increase assuming 
uniform distribution of trapped charges in the bulk HfO2.  In addition, the Vt 
dependence of the HfO2/Hf-Si n-MOSFETs on the Tphys of HfO2 suggests generation 
of additional fixed charges localized at the SiO2/HfO2 interface upon crystallization 
(this trend will be discussed more in detail in Chapter 5). Both of these factors can 
explain the crystallization-induced mobility degradation.  Our systematic study shows 
that both contributions can be dramatically reduced by reducing the HfO2 thickness 
below the critical thickness for crystallization and hence extremely high electron 
mobility is attainable even with a direct current (DC) characterization method. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3-5 Electron mobility at Eeff = 1 MV/cm and C-V hysteresis as function of HfO2 
thickness. Point A and B were analyzed by RHEED. 
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3.4.3 Mobility trend for thin HfO2 (Tinv < 1.6 nm) 
 
     Next, a further Tinv scaling was performed by changing the composition of the Hf-
Si.  Figure 3-7 compares the electron mobility for the Si-55%, Si-50%, and Si-33% 
Hf-Si as a function of Eeff.  The drive current was calculated as the average of the 
source current (Is) and the drain current (Id) in order to exclude the measurement error 
caused by the gate current (Ig).  For this comparison, the devices showing Ig < 1×10
-6 
A are chosen so that the Is and Id are at least one order of magnitude higher than the Ig. 
The mobility curve for the SiO2/n
+poly-Si is also shown as a control.   
Fig. 3-6 Physical thickness of IFL/HfO2 stacks obtained by elipsometer as function of 
product of etching time and HF concentration.  The initial HfO2 thicknesses are 1.5 
nm (Point A), 2.5 nm (Point B), and 5.0 nm.  The y-axis includes the IFL thickness in 
addition to the remaining HfO2 thickness after the wet etching.  The wet etching rates 
for 10% HF are shown in the figure.  The RHEED patterns corresponding to data point 
(a) and (b) are shown on the top. The closed symbols correspond to a-HfO2 and the 
open symbols correspond to m-HfO2 based on RHEED. 
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Another mobility degradation mode, which is highly sensitive to the metal 
composition, is clearly seen in the high Eeff regime.  The mobility degradation in the 
middle Eeff (~ 0.5 MV/cm) compared to the SiO2/n
+poly-Si control is attributable to 
the remote Coulomb and/or phonons scattering which is intrinsic to high-κ [5]. It 
should be noted that the HfO2/Si-55% Hf-Si can be scaled down to Tinv = 1.47 nm 
with negligible mobility degradation in the high Eeff region.  The improvement of the 
high Eeff mobility for the Si-55% Hf-Si indicates that carrier scattering mechanisms 
inherent to high-κ are not significant in the Eeff regime corresponding to the operating 
voltage (Eeff = 1 MV/cm corresponds to Vg = 1V) and it is indeed possible to avoid 
the mobility degradation from the ideal SiO2/n
+poly-Si with the optimized metal gate 
high-κ process.  Figure 3-8 shows the gate leakage current density (Jg) at Eox = 4.5 
MV/cm as a function of Tinv.  The trend line for each Hf-Si composition was obtained 
by changing the thickness of HfO2. The Jg should go up toward the point that 
corresponds to the bottom-IFL alone as HfO2 thickness decreases.  Therefore, the Jg at 
the extremely scaled Tinv is related to the thickness and quality of the bottom-IFL.  
The as-grown bottom-IFL thickness is shown as the vertical line in Fig. 3-8.  The 
sharp increase of the Jg for the Si-33% Hf-Si indicates that the bottom-IFL is 
converted to HfSixOy due to the metal diffusion from the electrode as evidenced by 
the physical characterization data in the next section.  The reduction of Jg from the 
Fig. 3-7 Comparison of effective electron mobility of HfO2/Si-33%, Si-50%, and Si-
55% Hf-Si.  The mobility curve for the SiO2/n
+poly-Si is shown as a reference. 
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SiO2/n
+poly-Si trend line is more than six orders of magnitude at Tinv = 1.47nm for the 
HfO2/ Si-55% Hf-Si. 
 
 
 
 
 
 
 
 
 
 
3.4.4 Interface reactions of HfO2/Hf-Si and electrical impacts 
 
     The impact of the composition of the Hf-Si on the film properties of the underlying 
HfO2 was investigated in order to understand the trend of electrical characteristics 
described in the previous sub-section.  The depth profiles of the Si 2p spectra from the 
high-κ layers were compared by AR-XPS after removing the Si-55% Hf-Si electrode 
as shown in Fig. 3-9.  The chemical shift component corresponding to HfSixOy (the 
peak around 103 eV) increased for the surface-sensitive condition (θ = 30o), 
indicating HfSixOy formation at the HfO2/Hf-Si interface induced by Si diffusion from 
the Si-55% Hf-Si.  On the contrary, no clear sign of HfSixOy formation was observed 
for the Si-33% Hf-Si electrodes (not shown).   
 
 
 
 
 
 
 
Fig. 3-8 Jg-Tinv characteristics of HfO2/Hf-Si with varied electrode compositions.  
The Jg values were taken at Eox = 4.5 MV/cm.  The as-grown bottom-IFL thickness 
is shown as the vertical line. 
 
1.0 1.5 2.0 2.5 3.0
10-3
10-2
10-1
100
101
102
103
Tinv
 
(nm)
J
g
@
4
.5
M
V
/c
m
 (
A
/c
m
 )
Si-33% Hf-Si
Si 50% Hf-Si
Si-55% Hf-Si
n+poly-Si/SiO2
IFL thickness
J
g
@
4
.5
M
V
/c
m
 (
A
/c
m
 )2
J
g
@
4
.5
M
V
/c
m
 (
A
/c
m
 )
J
g
@
4
.5
M
V
/c
m
 (
A
/c
m
 )2
 
 46 
 
 
 
 
 
 
 
 
 
 
 
Figure 3-10 shows the TEM images of the HfO2/Si-33% and Si-55% Hf-Si.  In the 
Si-33% Hf-Si case, the bottom-IFL completely disappeared, due to the Hf penetration 
from the electrode, whereas the bottom-IFL of the HfO2/Si-55% Hf-Si was intact.  In 
addition, lattice fringes were observed in the HfO2 layer for the Si-33% Hf-Si case 
indicating a local crystallization.  On the basis of these findings, the mobility 
degradation in the high Eeff region (Fig. 3-7) is attributable to the surface roughness 
scattering triggered by the local penetration of Hf atoms into the bottom-IFL and/or 
by the local crystallization of the HfO2 induced by a higher Hf concentration for the 
Si-33% Hf-Si electrode.  It should be noted that a smooth interface can be preserved 
by taking advantage of the Si diffusion effect from the Si-55% Hf-Si electrode, and 
therefore the high field mobility is maintained as high as that of SiO2/n
+poly-Si even 
for a sub-1nm EOT device.   
Figure 3-11 summarizes the impacts of the crystallization and the HfSixOy 
formation on the C-V hysteresis characteristics.  Here, the C-V hysteresis is plotted as 
a function of the physical thickness of HfO2 (Tphys) for the Si-50% and Si-55% Hf-Si 
electrode.  The dotted arrow indicates the improvement of the C-V hysteresis by the 
transformation from the m-HfO2 into the amorphous-HfO2, which was confirmed by 
the RHEED analysis.  In addition, the improvement from the formation of HfSixOy at 
the HfO2/Hf-Si interface, which was detected by XPS, is highlighted by the solid 
Fig. 3-9 Si 2p spectra of high-k film after removal of Si-55% Hf-Si electrode 
obtained by AR-XPS.  The take off angles (θ) of the AR-XPS are 0 and 30o. 
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arrow.  The reduction of the hysteresis by the Si diffusion effect is approximately 
60%. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
     These physical and electrical trends of the HfO2/Hf-Si gate stacks can be 
consistently explained by assuming the contribution of oxygen vacancies.  It was 
reported that an empty oxygen vacancy (Vo
2+) in HfO2-based high-κ creates a gap 
state just below Ec, which is responsible for trap-assisted electron current as well as 
charge trapping [20].  It was also reported that the concentration of Vo
2+ can be 
reduced by lowering the Hf concentration in the dielectric [21]. Thus, the suppression 
of Jg (Fig. 3-8) and the improvement of the hysteresis (Fig. 3-11) by the Si-55% Hf-Si 
can be understood as the reduction of the concentration of Vo
2+ by means of the Si 
diffusion effect from the electrode.  Also, the drastic increase of the hysteresis for the 
thick HfO2 (Figs. 3-5 and 3-11) is attributable to the generation of Vo2+ promoted by 
the crystallization [22]. 
 
 
Fig. 3-10 TEM images of HfO2/Si-33% Hf-Si (left) and HfO2/Si-55% Hf-Si (right).  
The bottom-IFL disappeared in the Si-33% case. The estimated interface positions 
are shown with broken lines based on as-deposited elipsometer thickness. 
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     These physical and electrical trends of the HfO2/Hf-Si gate stacks can be 
consistently explained by assuming the contribution of oxygen vacancies.  It was 
reported that an empty oxygen vacancy (Vo
2+) in HfO2-based high-κ creates a gap 
state just below Ec, which is responsible for trap-assisted electron current as well as 
charge trapping [20].  It was also reported that the concentration of Vo
2+ can be 
reduced by lowering the Hf concentration in the dielectric [21]. Thus, the suppression 
of Jg (Fig. 3-8) and the improvement of the hysteresis (Fig. 3-11) by the Si-55% Hf-Si 
can be understood as the reduction of the concentration of Vo
2+ by means of the Si 
diffusion effect from the electrode.  Also, the drastic increase of the hysteresis for the 
thick HfO2 (Figs. 3-5 and 3-11) is attributable to the generation of Vo2+ promoted by 
the crystallization [22]. 
3.4.5 Application of Si-rich Hf-Si electrode to short channel device 
 
     Since the HfO2/Hf-Si gate stack using the Si diffusion effect can prevent the 
mobility degradation at Tinv = 1.47 nm and also the steep increase of Jg, short channel 
devices were fabricated with this gate stack.  The long channel Vt of the optimized 
HfO2/Hf-Si for the substrate doping of 1×10
17 cm-3 was 0.036 V compared to 0.050 V 
for the control SiO2/n
+poly-Si, which corresponds to EWF of 4.14 eV based on the 
calculation discussed in §3.4.1.  The Vt roll-off characteristics at Vdd = 1.0 V for two 
different dosages of channel ion implantation (I/I) are shown in Fig. 3-12.  Low Vt 
Fig. 3-11 C-V hysteresis as function of HfO2 thickness (Tphys).  The dotted arrow 
indicates the amorphization and the solid arrow indicates the HfSixOy formation. 
0
1
10
100
HfO2 Tphys
 
(nm)
C
-V
 H
y
s
te
re
s
is
 (
m
V
)
Si 50% Hf-Si
Si-55% Hf-Si
HfSixOy Formation
(XPS)
Amorphization
(RHEED)
1.0 1.5 2.0 2.5 3.0 3.5
 
 49 
values, which are suitable for a high performance logic LSI, were maintained down to 
a 45nm gate length thanks to the near band-edge EWF of the Hf-Si.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3-13 shows the Id-Vg characteristics of the 45nm gate n-MOSFET.  A low 
Vt of 0.18V and an excellent sub-threshold slope (SS) of 99.3 mV/decade was 
demonstrated by the optimization of the Hf-Si composition which preserves the high 
quality bottom-IFL.  The on-current (Ion) vs off-current (Ioff) characteristics obtained 
at supply voltage (Vdd) = 1.0 V are shown in Fig. 3-14.   
Fig. 3-12 Vt roll-off characteristics of n-MOSFET with HfO2/Si-55% Hf-Si at Vdd = 
1.0 V.  High and low channel ion implantation (I/I) conditions are compared. 
Fig. 3-13 Id-Vg characteristics of 45nm gate n-MOSFET with HfO2/Si-55% Hf-Si. 
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The Ion was improved by 23% with the Si-55% Hf-Si compared to the Si-50% Hf-
Si owing to additional Tinv scaling without mobility degradation. The Ion of 1178 
uA/um (Ioff 100 nA/um) is comparable to those of the 65nm-node high performance 
nMOSFETs with SiOxNy /poly-Si gate stacks [23-26] despite lack of strain enhanced 
technologies. The device performance compared with [23] and [26] is summarized in 
Table 3-1.  
A further performance boost is expected when the Hf-Si/HfO2 gate stack is 
combined with stress elements such as a tensile stress liner technology [27]. This is a 
clear demonstration of the performance advantage of metal gate/high-κ over 
conventional gate stacks when the EWF is controlled close to the Si band edge at no 
expense of the high field carrier mobility. 
 
 
 
 
 
 
Fig. 3-14 Ion-Ioff characteristics of HfO2/Si-55% Hf-Si at Vdd = 1.0 V in comparison 
with other works [23-26]. 
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3.5 Summary 
 
The RHEED, AR-XPS, and TEM analyses revealed that the crystallization of 
HfO2 and the metal diffusion into the bottom-IFL are the primary sources of mobility 
degradation.  It was found that these degradation modes can be avoided by the careful 
optimization of the HfO2 thickness below the critical value and by the Si-rich Hf-Si 
electrode. Moreover, the EWF of the optimized HfO2/Hf-Si gate stack is located 
within 50 mV from the Si Ec.  Based on these findings, we succeeded in scaling the 
Tinv of n-MOSFET down to 1.47 nm without degradation of the high field mobility.  
Finally, the performance advantage of the optimized HfO2/Hf-Si gate stack over 
conventional SiOxNy/poly-Si gate stacks was demonstrated with the 45-nm-gate n-
MOSFET. 
The findings in this Chapter suggest that EWF can be controlled predominantly by 
the vacuum workfunction of the metal electrode in gate-last process if an appropriate 
material is employed. In addition, the low thermal budget of gate-last process enables 
us to keep the HfO2 dielectrics amorphous after the whole integration process. The 
implication of these factors on the carrier mobility will be discussed in comparison 
with gate-first process in Chapter 5. 
Table 3-1 Summary of device performance compared with 65-nm-node high 
performance n-MOSFETs. 
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CHAPTER 4   Gate-first high-κ metal gate MOSFET 
 
Oxygen vacancies in a Hf-based high-κ dielectric have been considered as a 
source of all undesired electrical characteristics. This is the case especially among the 
researchers working on gate-first process. In this Chapter, a new oxygen transport 
phenomenon, which is closely related with the oxygen vacancies, is explored. By 
positively utilizing the presence of the oxygen vacancies, a powerful and practical 
EOT scaling technique is established. This technique opens up a pathway to EOT 
scaling toward the end of the CMOS roadmap. 
4.1 Introduction 
 
Improvement of CMOS performance by Lg scaling has been reported for a gate-
first high-κ/metal gate process [1].  Continued Lg scaling beyond the 22 nm node 
requires EOT < 6Å to suppress short-channel effects. EOT scaling with a gate-first 
process is hampered by interfacial layer (IL) growth during high-temperature 
processes.  Considering the maturity of Hf-based high-κ gate dielectrics, elimination 
of the low-κ IL in conjunction with the Hf-based high-κ appears to be the most 
practical approach to meet the requirements for the 22nm node and beyond.   
Several techniques going in this direction have been reported [2-6]; however, they 
require direct modifications of high-κ dielectrics and the adverse effects are not fully 
understood.  In this Chapter, we introduce a new concept of remote IL scavenging and 
its advantages over conventional IL scavenging schemes are discussed.  The concept 
of the remote IL scavenging is illustrated in Fig. 4-1 in contrast with other published 
IL scavenging schemes. The prior publications on IL scavenging use direct doping of 
the scavenging metal into the high-κ dielectrics to promote the reaction with the IL. In 
this case, Vt shift due to additional charge generation and/or degradation of interface 
properties have been reported. Metal-gate-induced IL scavenging using a TaN-M 
alloy has been previously reported [6]. This scheme is still considered as direct 
scavenging because the scavenging element (M) diffuses into the high-κ dielectrics 
after the high temperature activation anneal. On the other hand, the remote IL 
scavenging is brought about by doping a TiN gate electrode with scavenging elements 
at a certain isolation from the high-κ/TiN interface. We shed light on the kinetics of 
this reaction. 
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Another important aspect is the Vt control for CMOS compatibility.  Previously, 
La and Al incorporation for the Vt adjustment of n- and p- field-effect-transistors 
(FETs) have been demonstrated with gate-first process [7, 8].  Yamamoto et al. found 
that the Vt change originates from dipole layers at the SiO2/high-κ interface [9]. The high-κ 
metal gate stacks with multiple Vt values are attainable by employing different 
thicknesses of dipole layers, however, exposing high-κ to wet chemicals multiple 
times poses grave concerns in reliability and manufacturability.  Therefore, a Vt 
control technique, which does not require exposure of high-κ, is highly anticipated.  
TaC is one of the promising candidates for metal gate and the EWF tuning capability 
via the film composition change using different deposition processes has been 
reported [10, 11].  Film transformation after the TaC deposition is preferred in terms 
of process simplicity, however, the feasibility has never been discussed with electrical 
data.   
In this Chapter, we demonstrate modulation of La-induced Vfb shift by means of 
post metal anneal treatment on TaC electrodes, which opens up another knob for EWF 
control. In view of Vt control in the future node, we discuss the compatibility of the 
IL scaling and the La and Al induced dipoles.  
Fig. 4-1 Schematics of direct and remote IL scavenging.  The scavenging metal is 
isolated from high-κ in the remote case. 
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4.2 Experimental 
4.2.1 EWF control experiment 
 
We fabricated MOS capacitors on n-type Si (100) as shown in Fig. 4-2.  After IL 
preparation and HfO2 deposition, a La cap layer was deposited.  Next, TaC was 
deposited with various thicknesses (TaC1<TaC2) by reactive physical vapor 
deposition, followed by post metal nitridation (PMN) using rapid thermal anneal at 
700-900oC under an NH3 ambient.  RBS shows that the Ta/(Ta+C) ratio of the as-
deposited film is 0.512 and is barely affected by the PMN.  On the other hand, it is 
found by nuclear reaction analysis (NRA) that N/(C+N) can be widely varied from 
0.015 (as-deposited) to 0.569/0.612 (700/800oC) by the PMN.  Then, a cap metal 
layer and a poly-Si film were deposited.  The rest of the process flow simulates gate-
first process.  Finally, C-V measurement, TEM, electron energy loss spectroscopy 
(EELS), and SIMS were carried out.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
4.2.2 EOT scaling experiment 
 
We fabricated 10×10 µm2 FETs and MOS capacitors with high-κ/metal gate 
stacks using a gate-first process as shown in Fig. 4-3. After SiO2 IL preparation and 
HfO2 deposition, cap layers (La or Al) were employed for some samples for Vt 
adjustment. Next, TiN films were deposited as metal electrodes and then scavenging 
Fig. 4-2 Process flow and schematics for Vfb control experiment. 
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elements (M1, M2, and M3) were doped in the TiN while maintaining an undoped 
high-κ/TiN interface. In the control samples, TiN-M3 and TaN-M3 alloy films were 
deposited to let M3 elements directly contact high-κ layers. The high-κ/metal gate 
stacks were capped with poly-Si followed by a conventional self-aligned CMOS 
process using a 1000°C rapid thermal annealing (RTA).  The cap layers diffuse 
through the HfO2 into the underlying SiO2 during the high temperature annealing to 
form interface dipoles.  
For the fabrication of MOS capacitors, after the poly-Si deposition, RTA 
treatments were performed at 600-1000°C (N2 ambient, 5 s) followed by Ni sputtering 
and a RTA at 500°C (N2 ambient, 30 s) in that order to form Ni silicide gates. In 
addition, electrical measurement was performed on the MOS capacitors with HfO2/TiN 
stacks capped with 40-nm-thick TiN layers after 400°C anneal (N2 ambient, 30 min). 
Thus, the maximum process temperature was varied in the range between 400 and 
1000°C. 
 
 
 
 
 
 
 
 
 
 
 
 
 
TEM, EELS, and SIMS analyses were performed after the whole process. The 
EOT numbers were extracted from accumulation CV measurement on 10×10 µm2 n-
type and p-type MOS capacitors with an Nsub of 5×10
15 cm-3 using Hauser’s fitting 
model [12]. Mobility characterization was carried out on 10×10 µm2 n-type and p-
type FETs with an Nsub of 1×10
17 cm-3 using current-voltage (I-V) and split-C-V 
method at a drain voltage bias of 50 mV.  
Fig. 4-3 Process flow for EOT scaling experiment. The schematics for the remote IL 
scavenging (left) and the direct IL scavenging (right) are shown. 
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4.3 EWF control via post metal anneal 
Fig. 4-4 (a, b) show the TEM image of the high-κ/TaC stack and the EELS depth 
profiles for N, C, and O.  The depth profiles of N demonstrate that the N/(C+N) ratio 
at the high-κ/TaC interface is successfully modulated by PMN 700oC.   
 
 
 
 
 
 
 
 
Fig. 4-5 (a) compares C-V curves for different TaC thicknesses (TaC1 < TaC2) 
and PMN temperatures (700-800oC) using SiO2 IL.  The La cap provides -380mV 
shift resulting in an EWF close to the nFET band-edge (BE).  When the PMN is 
performed on TaC1, +231mV shift is obtained independent of the PMN temperature.  
On the other hand, PMN 700oC on TaC2 provides only +134mV shift and PMN 
800oC (additional +95mV) is required to attain the shift similar to TaC1.  The 
+134mV shift by PMN 700oC is attributable to the EWF change by the transformation 
of TaC into TaCN [11].  It should be noted that the EWF of the high-κ/TaC can be 
controlled from the nFET BE to the quarter gap nFET at no expense of EOT using the 
PMN in conjunction with SiON IL as shown in Fig. 4-5(b).   
 
 
 
Fig. 4-4 (a) TEM image after full process (b) EELS of N (w/ and w/o PMN 700oC), 
C, and O. 
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Next, the depth profiles of N and La were traced together by SIMS to understand 
the progressive EWF change for TaC2 (Fig. 4-6).  The La depth profile starts to 
change as the N concentration increases at the the high-κ/TaC interface.  Up-diffusion 
of La into TaCN as well as suppression of down-diffusion was observed with PMN 
800oC.  The decrease of La concentration at the IL/high-κ interface is 13%, which 
accounts for +31mV shift.  Thus, the additional +95mV shift by PMN 800oC is not 
fully explained.  There may be additional mechanisms induced by the up-diffusion of 
La, which counteract the dipole at the IL/high-κ interface.  The two-step reaction and 
the impact on the EWF are summarized in Fig. 4-7. It is possible to control the two-
step reaction (1: Transformation of the TaC into the TaCN, 2: Modification of the La 
depth profile) by means of the TaC thickness and the PMN temperature. These 
findings highlight the importance of precise control of depth profiles of Vt-tuning 
elements in gate-first process. Depth profile modification by means of post metal 
anneal opens up a new pathway for EWF control of high-κ/metal gate stacks. 
Fig. 4-5 (a) C-V curves for various TaC thicknesses (TaC1<TaC2) and PMN 
temperatures (700-900oC) with SiO2 IL. (b) C-V curves for SiON IL/ HfO2/La/TaC 
stack with and without PMN 700oC. 
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Fig. 4-6 SIMS depth profiles of N and La for PMN 700-900oC on high-κ /TaC2 
stack. 
Fig. 4-7 Reaction model for PMN on La-capped HfO2/TaC stack and impacts on EWF. 
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4.4 EOT scaling toward the end of the roadmap 
4.4.1 Direct and remote IL scavenging 
 
Figure 4-8 demonstrates aggressive EOT scaling of HfO2 down to 0.54 nm when 
the Gibbs free energy change at 1000K (∆G°1000 ) of the following reaction (1) has a 
large positive value.  
 
2
22 SiOM
y
x
yOxMy
Si +→+  
 
where M is the doped element in the TiN.  The order of the ∆G°1000 (M1 < 0 < M2 << 
M3) is in agreement with the EOT scaling trend, indicating that oxidation of M3 is the 
driving force of the reaction.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The EOT scaling can be controlled by changing the doped amount of M3 in the 
TiN gate as shown in Fig. 4-9. TEM reveals that the EOT change was brought about 
via IL scaling down to zero as shown in Fig. 4-10.  The dose amount of M3 is varied 
by a factor of 2 between Fig. 4-10 (a) and (b). The difference of the IL thickness in 
the two TEM images indicates that the final IL thickness is controllable by changing 
the doped amount of M3. 
 
(4.1) 
Fig. 4-8 Accumulation CV curves for TiN with various doping metals (M1, M2, 
M3). The order of ∆G°1000 of the reaction (4.1) is M1 < 0 < M2 << M3. 
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Figure 4-11 shows the EELS depth profile of Ti, Hf, and M3. The peak for M3 is 
isolated from the HfO2/TiN interface and the intensity is below the detection limit in 
the HfO2 layer. Note that the EELS was performed after the 1000°C activation anneal. 
The result evidences the remote IL scavenging mechanism. 
 
 
Fig. 4-9 EOT as function of normalized M3 dope amount in TiN. 
 
Fig. 4-10 TEM images of HfO2/TiNstacks with M3 dope of (a)0.5X and (b)1.0X. 
The TEM was performed after the full process. 
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Figure 4-12 compares the depth profiles of oxygen in the HfO2/doped TiN stacks 
after the 1000°C activation anneal depending on the doped species and amount. 
Compared to the oxygen level for the M2 doping, increasing amount of oxygen was 
detected within the TiN electrode as the M3 doping amount increased. As a result, the 
total amount of oxygen in the IL/HfO2 stack decreased accordingly. This result 
supports the theory of oxidation of M3 being the driving force of IL scavenging 
reaction. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4-11 EELS depth profiles for Ti, Hf, and M3 of HfO2/M3-doped TiN. The 
EELS was performed after the full process. 
 
Fig. 4-12 16O SIMS profiles for TiN with various doping metals. 
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Figure 4-13 shows the EOT-Jg characteristics for the remote IL scavenging and 
the direct IL scavenging (i.e. TaN-M3 and TiN-M3 alloys). The trend line for 
SiO2/poly-Si is also included. The Jg was measured at Vg = Vfb – 1.0 V. The trend line 
for the remote IL scavenging was obtained by varying the IL thickness by gradually 
changing the M3 doping amount. As one can see, the remote IL scavenging has 10× 
lower Jg compared to the direct IL scavenging.  The improvement is attributable to the 
isolation of M3 from the HfO2 layer, resulting in a lower defect density or more 
uniform IL scaling. As a result, a competitive EOT value (0.54 nm) meeting ITRS 
requirement [13] for the 15 nm node has been obtained while maintaining the Jg at 
0.86 A/cm2 by using the optimized HfO2 condition. The slope for the remote IL 
scavenging is one order of magnitude increase of Jg per EOT 0.20 nm, which is 
identical to that of the SiO2 scaling trend. This result also suggests a uniform IL 
scaling by the remote IL scavenging and no extrinsic Jg degradation from the IL 
thickness scaling.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4-14 shows the EOT-Vt plot for the HfO2/TiN stacks with various amounts 
of M3 doping (0, 0.3X, 0.5X, 0.7X, and 1.0X). The EOT was continuously reduced as 
the M3 doping increased. The flat EOT-Vt trend indicates that no fixed charge/dipole 
is generated by the remote IL scavenging. This unique nature of the remote IL 
scavenging enables us to avoid additional scattering mechanisms and to explore an 
Fig. 4-13 EOT-Jg characteristics for remote IL scavenging and direct IL scavenging 
(i.e. TaN-M3 and TiN-M3 alloys). The trend line for the remote IL scavenging was 
obtained by changing the M3 doping amount. 
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intrinsic effect of scaling the IL thickness on the carrier mobility. The impact of 
intrinsic IL scaling on the carrier mobility will be discussed more in detail in Chapter 
5. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The electron and hole mobilities are compared for the remote and direct IL 
scavenging at matched Tinv values as shown in Fig. 4-15 (a) and (b), respectively. The 
electron mobility is compared at a Tinv of 1.20 nm and the hole mobility is compared 
at a Tinv of 1.10 nm as a function of Eeff. It should be noted that substantially higher 
mobilities are obtained for both electron and hole using the remote IL scavenging 
technique. This trend can be explained by the absence of additional fixed charge from 
the remote IL scavenging reaction.  Therefore, no additional remote Coulomb 
scattering from fixed charges in the dielectric is accompanied. Thus, very strong 
advantages of the remote IL scavenging in Jg and carrier mobility (electron and hole) 
are demonstrated. 
 
 
 
 
 
 
 
 
 
 
Fig. 4-14 EOT-Vt plot for HfO2/TiN stacks with various amount of M3 doping (0, 
0.3X, 0.5X, 0.7X, and 1.0X). 
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4.4.2 Kinetics of remote IL scavenging reaction 
 
In order to shed more light on the kinetics of the metal-gate-induced scavenging 
reaction, the impact of the post metal thermal budget was studied using the Ni silicide gate. 
As shown in Fig. 4-16 (a), most of the EOT scaling effect already took place at 600°C and 
little further change occurred with the 1000°C RTA. The EOT trend as a function of 
the maximum process temperature is summarized in Fig. 4-16 (b). In the case of 
reference TiN, a slight EOT increase was brought about by the 1000°C RTA due to IL 
regrowth. In contrast, the oxygen-scavenging TiN served two purposes.  One is the 
substantial EOT scaling via IL scavenging in the temperature range between 400 and 
600°C. The other is the suppression of IL regrowth at the higher temperature. The 
former reaction coincides with the reported temperature range in which oxygen 
vacancies in a HfO2 layer become mobile and reach a steady state for oxygen 
transport [14]. We speculate that decomposition of the IL proceeds via the following 
reaction: 
 
,
2
1
2
1
2 OO OSiVSiO +→+                 (4.2) 
Fig. 4-15 Mobility comparison between remote IL scavenging and direct IL 
scavenging (TaN-M3 alloy) at matched Tinv for (a) electron and (b) hole. 
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where Vo is the oxygen vacancy in the HfO2 and Oo is the oxygen atom at the oxygen 
site of the HfO2. The Vo acts as a mediator for oxygen transport from the IL to the TiN 
electrode, thus enabling oxygen scavenging in a remote way (See Fig. 4-10).  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
After the scavenging reaction, a small amount of Si was detected in the HfO2 layer 
by medium energy ion scattering (MEIS). Based on the substantial EOT reduction, it 
is inferred that the impact of the Si incorporation on the permittivity of the HfO2 
should be limited and that a majority of the Si atoms in the original IL should be 
reincorporated into the underlying Si substrate as previously reported [15]. Once the 
oxygen transfer completes, the oxidized electrode acts as a barrier layer which limits 
the oxygen in-diffusion from the ambient during the high temperature RTA (> 600°C). 
The previously discussed reaction model is summarized in Fig. 4-17, in which oxygen 
vacancies (Vo) in HfO2 act as mediators for a cascade reaction of oxygen transfer 
from the IL to the M3 atoms in the TiN and thus [Vo] in HfO2 is maintained constant.  
Therefore, EOT scaling without Vt change is possible as far as oxygen is backfilled at 
Fig. 4-16 (a) Accumulation CV curves for reference TiN with 1000°C RTA and 
oxygen scavenging TiN with 600 and 1000°C RTA using Ni silicide gate process. (b) 
EOT as function of post metal gate thermal budget for reference TiN and oxygen 
scavenging TiN. The data points for 400°C were obtained from the HfO2/TiN gate 
stacks capped with 40-nm-thick TiN layers. 
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the SiO2/HfO2 interface during the remote IL scavenging reaction. In this model, the 
reaction proceeds until the M3 atoms in the TiN are completely oxidized, which 
means the final IL thickness is controllable by the amount of M3. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
4.4.3 Compatibility of IL scaling and Vfb-tuning dipoles 
 
Next, the compatibility of the remote IL scavenging and the Vfb tuning by the La 
and Al cap layers is investigated. Figure 4-18 shows the EOT-Vfb trends for the 
HfO2/(La or Al cap)/TiN stacks with various amounts of M3 doping in the TiN layer. 
The magnitude of the Vfb shifts are approximately -300mV for the La-cap and 
+200mV for the Al-cap, which is consistent with the published data for nFET and 
pFET effective workfunction control, respectively. We found that the EOT scaling by 
the remote IL scavenging and the Vfb tuning by the La- and Al-dipole are additive, 
which makes this technique a viable option for CMOS integration. Figure 4-19 shows 
the accumulation CV curves for the extreme case of EOT scaling by combining the 
remote IL scavenging and the La-cap. It should be noted that EOT scaling down to 
0.42 nm is obtained while maintaining a Vfb close to the Si Ec. This result 
demonstrates the potential of Hf-based high-κ for extension toward the 15-nm-node high 
performance logic device  [13]. 
 
Fig. 4-17 Model: Cascade reactions of oxygen transfer from IL to the doped metal 
via Vo in HfO2. 
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Fig. 4-18 EOT-Vfb trends for HfO2/(La or Al cap)/TiN stacks with various amounts 
of M3 doping in TiN layer. 
 
Fig. 4-19 Accumulation CV curves for extreme case of EOT scaling by combining 
remote IL scavenging (TiN+M3) and La-cap. 
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4.5 Summary 
In this Chapter, EWF control and EOT scaling for gate-first process are discussed 
using novel process technologies. We demonstrated EWF control by means of the 
TaC electrode thickness and the PMN temperature in conjunction with La-cap layers. 
This finding highlights the importance of precise control of depth profiles of Vt-
tuning elements in gate-first process. Depth profile modification by means of post 
metal anneal opens up a new pathway for EWF control of high-κ/metal gate stacks. 
As for EOT scaling, a novel technique utilizing metal-gate-induced remote IL 
scaling is demonstrated and the kinetics underlying this process is clarified. The 
remote IL scavenging technique enables ultimate scaling of HfO2 down to EOT 0.42 
nm with a gate-first process. This technique shows advantages in carrier mobility and 
gate leakage current over conventional IL scaling schemes. Since this reaction takes 
advantage of transport of oxygen vacancies at 400-600°C, the compatibility is higher 
with gate-first process in which such thermal processes are automatically built in. We found 
that the EOT scaling by the remote IL scavenging and the Vfb tuning by the La- and 
Al-dipole are additive, which makes this technique a viable option for CMOS 
integration with gate-first process. 
In Chapter 6, impacts of the remote IL scaling and the La- and Al-induced dipoles 
on carrier mobility are discussed more in detail.  
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CHAPTER 5   EOT scaling and carrier mobility 
 
The purpose of this Chapter is to unify the understanding on the EOT-mobility 
tradeoff for gate-last and gate-first processes. The difference in the crystallinity of 
HfO2 and the oxygen transport tendency results in two different paths for device 
performance improvement, i.e. mobility improvement at a moderate EOT and 
aggressive EOT scaling at some expense of mobility. These findings provide a new 
perspective in selecting the integration scheme of high-κ metal gate devices in the 
future nodes. As for the aggressive EOT scaling path with gate-first process, the 
combination of the remote IL scavenging and the La-induced dipole shows a strong 
promise for device performance improvement in the 22-nm-node and beyond. 
5.1 Introduction 
 
As discussed in Chapter 3, crystallinity of high-κ films plays a significant role in 
electron mobility degradation. There have been previous reports discussing the 
correlation between the crystallization of high-κ films and the mobility degradation 
[1-3], however, the scattering mechanism induced by crystalline high-κ dielectrics is 
not fully understood.  This is due to the difficulty in separating the contribution from 
the crystallization of high-κ from other mobility degradation factors, such as metal-
gate-induced damage [4] or IL thickness [5]. Use of the Hf-Si electrode, as proposed 
in Chapter 3, enables us to solely focus on the impact of crystallization by eliminating 
other mobility degradation factors for the first time. In this Chapter, the effect of 
crystallization of HfO2 on electron mobility is systematically investigated using a 
combination of high-κ PDA and the Hf-Si electrode in gate-last process. By 
employing high temperature PDA treatments, it is possible to bridge the learning from 
gate-last process to gate-first process, and thus obtain a universal understanding on 
the relationship between crystallinity of high-κ and carrier transport of MOSFET. 
In Chapter 4, a unique capability of IL scaling toward zero IL is demonstrated 
using gate-first process. Many theoretical works predict mobility degradation as the IL 
thickness approaches zero due to remote carrier scattering mechanisms inherent to 
high-κ dielectric stacks [1, 6]. Experimental verification, however, has fallen behind 
for the sub-0.5-nm IL regime, since conventional IL scaling schemes are accompanied 
by additional fixed charge generation and/or interface degradation [7-10]. In this 
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Chapter, we shed light on the impact of intrinsic IL scaling on electron mobility by 
using a remote IL scavenging reaction as discussed in Chapter 4. Another important 
aspect is the impact of Vt control on mobility. Unlike gate-last process, gate-first 
process relies on Vt-setting dipole layers to overcome the Femi level pinning effect at 
high temperatures. Although many studies have been performed on the impact of La-
induced dipoles [11, 12], interpretation of La-induced mobility degradation is still 
controversial. The understanding on the impact of Vt-setting dipole layers on carrier 
mobility when combined with IL scaling is of paramount importance for predicting the 
potential performance gain in the future technology nodes. In this Chapter, low 
temperature mobility analyses are performed for the intrinsic IL scaling and the La- 
and Al-induced dipoles to clarify the underlying physics behind the carrier transport. 
Finally in this Chapter, physical models explaining all mobility data are presented 
and the potential scenario to improve the device performance via EOT scaling is 
discussed.  
5.2 Experimental 
5.2.1 High-κ crystallinity experiment (gate-last) 
 
HfO2 layers were deposited by ALD on Si(001) substrates with the thickness 
ranging from 1.0 to 3.0nm. Then, PDA were performed at 500 to 900oC for 30 s in an 
N2 atmosphere.  In order to investigate the change of micro-structure of HfO2 as 
functions of the film thickness and the PDA temperature, a valence-band 
photoemission spectroscopy was carried out on each sample.  SRPES was performed 
at an undulator beam line BL-2C of the Photon Factory in High-Energy Accelerator 
Research Organization (KEK), where a high-performance photoelectron analyzer 
(Gammadata-Scienta SES100) was equipped.  The base pressure in the chamber was 
kept at 10-10 Torr.  The binding energies were calibrated by the peak position of Si 2p 
spectra from the Si substrates.  The thicknesses of the HfO2 layers and the IL between 
the HfO2 layers and the Si substrates were estimated by cross-sectional TEM as well 
as by the intensity of Si-O bond normalized to the signal from the Si substrate. 
Next, MOSFET with IL/HfO2 gate dielectrics and Hf-Si electrodes were fabricated 
using the gate-last process as discussed in Section 3.3.  The mobility analysis was 
carried out on 10×10 µm2 nMOSFET with a substrate doping concentration of 
1×1017/cm3.  The channel sheet resistivity shows no dependence on the device size up 
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to 32×32 µm2, which indicates that the external resistivity is sufficiently low and the 
impact on the mobility extraction is negligible. 
5.2.2 Low temperature mobility analysis (gate-first) 
 
In order to study the impact of intrinsic IL scaling on electron mobility, 
nMOSFETs with IL/HfO2/M3-doped TiN stacks having different amounts of M3 
were prepared using gate-first process as described in Section 4.2.2. The IL thickness 
was estimated by subtracting the EOT of the high-κ layer (EOThigh-κ) from the total 
EOT. The EOThigh-κ was calculated from the physical thickness obtained by scanning 
transmission electron microscopy (STEM) and a κ-value of 20, which was estimated 
from the high-κ thickness dependence. The estimated IL thickness ranged from 0.12 
to 0.54 nm depending on the doping amount of M3. In addition, nMOSFETs with 
IL/HfO2/La- or Al-cap/TiN stacks were prepared without intentional IL scaling to 
evaluate the impact of Vt-setting dipoles alone on electron mobility. Finally, 
nMOSFETs with IL/HfO2/La- or Al-cap/M3-doped TiN stacks were prepared to see 
the combined effect of IL scaling and Vt-setting dipoles. As discussed in Section 4.4.2, 
the remote IL scaling reaction occurs at the temperature between 400 and 600oC. On 
the other hand, the Vt-setting cap layers require anneal temperature ≥ 600
oC to allow 
them to diffuse down to the bottom IL and to form dipole layers [13]. Thus, the 
chronological order of the reaction is as follows; 1) The remote IL scavenging 
happens during the poly-Si deposition, whose process temperature is 600oC 2) 
Formation of La- and Al-induced dipole layers at the bottom IL during the activation 
anneal at 1000oC. Therefore, we can investigate the case where Vt-tuning dipoles are 
formed on thinner ILs for these stacks. 
Mobility characterization was carried out on 10×10 µm2 nMOSFETs with a 
substrate doping concentration of 1×1017 cm-3 using I-V and split-C-V method at Vds = 
50 mV and f = 1 MHz in the wafer temperature range of 45-300K.  Cs-corrected high 
angle annular dark field (HAADF) STEM and EELS were performed to obtain the La 
depth profile with a special resolution of 0.1-0.2 nm. 
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5.3 Impact of crystallinity of HfO2 
5.3.1 Phase diagram of HfO2 
 
Figure 5-1 shows valence-band spectra with various IL/HfO2 thicknesses and 
PDA temperatures.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
It has been reported that crystallization of HfO2 is well related to the splitting in 
the valence-band spectra into the nonbonding state and the bonding state of O 2p [14].  
The peak split was observed for the thickest HfO2 sample (2.5 nm) with 700
oC PDA 
and for the intermediate thickness HfO2 samples (1.5-2.0 nm) with 900
oC PDA 
whereas the thinnest HfO2 sample (1.0 nm) maintained a single peak even after 900
oC 
PDA.  The magnitude of the peak split was 2.9 eV, which agrees well with the density 
of states (DOS) calculation for monoclinic-HfO2 (m-HfO2) phase
 [15].  The result also 
indicates that HfO2 in a commonly used thickness range (1.5-3.0nm) should exhibit a 
sign of crystallization with gate-first process, which includes thermal treatments 
higher than 900oC. 
Figure 5-2 (a) summarizes the trend of Si-O bond intensity from SRPES and IL 
thickness estimated from the bright portion of TEM images for sample A, B, C, and D 
Fig. 5-1 Valence band spectra of HfO2 (1.0-2.5 nm) with and without PDA 500-900 
oC (N2, 30s).  The peak splits corresponding to monoclinic-phase HfO2 are marked 
by gray triangles. 
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(details in Table 5-1). The good correlation of these parameters suggests that the 
increase of the bright portion of TEM images is caused by the oxidation of the Si 
substrate during the PDA treatment.  In order to decouple the contribution of the 
oxygen supply from the ambient, 700oC PDA was performed to 1.5-nm-thick HfO2 in 
two different atmosphere: 100% N2 and N2 with 0.1% O2. The 700
oC PDA under N2 
with 0.1% O2 grows a 0.8-nm-thick SiO2 film when performed directly on the Si(001) 
surface. After a full integration of MOSFETs with the Hf-Si electrode, the former 
yielded Tinv 1.62±0.01 nm whereas the latter yielded Tinv 1.63±0.01 nm.  The weak 
dependence of Tinv on the PDA atmosphere suggests that the source of oxygen for the 
IL growth is within IL/HfO2 stacks. An accelerated oxidation of Si due to the 
presence of HfO2 as reported for ZrO2
 [16] may explain this phenomenon.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5-2 (b)-(d) show TEM images corresponding to sample B, C, and D, 
respectively. It should be noted that lattice fringes are visible in HfO2 only for the 
samples showing peak splitting in Fig. 5-1. Thus, the validity of detecting the 
crystallization of HfO2 by the splitting in the valence-band spectra was shown in the 
extremely thin thickness regime for gate dielectrics. 
 
 
 
 
Table 5-1 Summary of HfO2 samples 
Amorphous
Monoclinic
Monoclinic
Amorphous
Amorphous
HfO2 phase
by SRPES
1.4 nm9001.0E
1.5 nm9001.5D
1.1 nm7002.5C
1.0 nm7001.5B
0.9 nm5001.5A
EOT
(nm)
PDA
temperature
(oC)
HfO2
thickness
(nm)
Sample
 
 80 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
5.3.2 Source of crystallization-induced mobility degradation 
 
Figure 5-3 compares the electron mobility as a function of Eeff for sample B, C, D, 
and E.  A distinctive mobility degradation was observed for m-HfO2 by comparing 
sample B (amorphous HfO2, hereinafter termed a-HfO2) and sample C (m-HfO2) 
especially near the peak at Eeff = 0.5 MV/cm.  On the other hand, the same 
comparison between sample D (m-HfO2) and sample E (a-HfO2) showed only a small 
reduction of mobility.  This trend is attributable to the difference of IL thickness 
(sample B: 1.36 nm, sample D: 1.60 nm by TEM).  The strong dependence of 
crystallization-induced mobility degradation on the IL thickness indicates that the 
source of carrier scattering is remote from the channel. A remote surface roughness 
scattering induced by phase separation of high-κ dielectrics has been predicted [1], 
however, the weaker sensitivity at high Eeff rules out this possibility as a dominant 
mechanism.  A recent study demonstrated that change in remote phonon scattering 
depending on the crystal phase of HfO2 is neglibigle [17].  Therefore, we focused on 
remote scattering by fixed charges or dipoles in IL/HfO2 and attempted to identify the 
physical origin behind the crystallization-induced mobility degradation.   
Fig. 5-2 (a) Si-O bond intensity relative to Si peak from substrate (left axis) and IL 
thickness estimated from TEM (right axis) for sample A-D.  (b) Cross-section TEM of 
sample B. (c) Cross-section TEM of sample C.  (d) Cross-section TEM of sample D. 
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We have experimentally investigated the following five locations as potential 
sources of mobility degradation: i) HfO2/Hf-Si interface, ii) bulk portion of HfO2, iii) 
bulk portion of IL, iv) Si/IL interface, and v) IL/HfO2 interface. 
 
 i) HfO2/Hf-Si interface:  The vacuum work function of Hf-Si with various 
compositions was estimated from cutoff energy of X-ray excited secondary electron 
as shown in Fig. 5-4 (a).  Figure 5-4 (b) shows the vacuum work function of Hf-Si as 
a function of Hf/(Hf+Si) ratio compared with the Vt of nMOSFETs having the 
corresponding Hf-Si electrodes on sample B (a-HfO2) and sample C (m-HfO2).  The 
difference of the slope between the vacuum work function and the Vt in Fig. 5-4 (b) 
represents contributions of fixed charges or dipoles generated at the HfO2/Hf-Si 
interface. In the case of a-HfO2 (sample B), a disparity shows up for Si-rich Hf-Si, 
which may be attributable to the interface reaction of Hf-Si and HfO2 and subsequent 
HfSixOy formation
 (see Fig. 3-9).  On the other hand, the slopes are identical for m-
HfO2 (sample C) indicating immunity to the interface reaction with Hf-Si as opposed 
to a-HfO2.  Thus, metal gate induced fixed charges and dipoles are not responsible for 
the mobility reduction of m-HfO2.   
Fig. 5-3 Electron mobility as function of Eeff for sample B-E.  The curves for the 
samples having m-HfO2 (sample C and D) are shown in blue whereas the curves for 
the samples having a-HfO2 (sample B and E) are shown in black. 
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 ii) Bulk portion of HfO2:  Since crystallization of HfO2 accompanies a drastic 
increase of charge trapping (see Fig. 3-11), we have investigated the impact of 
trapped charges on carrier mobility via the change of transconductance (Gm) under a 
positive bias temperature instability (PBTI) stress condition. The PBTI measurement 
was performed on 10×10 µm2 nMOSFET with m-HfO2 (sample C) gate dielectric 
under the bias conditions of Vg = +1.6 V and at temperature 105
oC.  The peak value of 
Gm is a good indicator of a low field mobility which is sensitive to remote Coulomb 
scattering.  The Vt shift after 1023s was 70mV which corresponds to a charge density 
of 8.4×1011 cm-2 at the IL/HfO2 interface. The change of the peak value of Gm, 
however, was negligible (from 18.8 to 18.7 µS/µm).  The result indicates that the 
trapped charges within the bulk portion of HfO2 do not contribute much to the 
mobility degradation.   
 
 iii) Bulk portion of IL:  The presence of oxygen vacancies in interfacial SiO2 due 
to its interaction with the high-κ layer has been reported as the IL thickness decreases 
[18].  However, we have observed a growth of IL induced by the crystallization of 
HfO2 (Fig. 5-2), and hence this model is not applicable.  The other possibility is the 
fixed charge generation in the newly grown portion of IL as a result of the 
Fig. 5-4 (a) Cutoff energy of X-ray excited secondary electron from Hf-Si films with 
various compositions (b) Vacuum work function of Hf-Si obtained from XPS (left 
axis) and Vt of nMOSFETs with corresponding Hf-Si electrodes as function of 
Hf/(Hf+Si) ratio.  The Vt for a-HfO2 (sample B) and m-HfO2 (sample C) are 
compared in the plot.  
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crystallization of HfO2.  If this is the case, the mobility degradation should happen 
independent of the IL thickness as the source of scattering is just above the channel.  
The strong dependence of the mobility degradation on the IL thickness seen in Fig. 5-
3 clearly disagrees with this model. 
 
 iv) Si/IL interface:  A subthreshold slope of Id-Vg characteristics is a good 
indicator of the quality of the Si/IL interface.  Sample B (a-HfO2) and sample C (m-
HfO2) yield almost identical subthreshold slope values (67 and 68 mV/dec, 
respectively).  Thus, the Si/IL interface is not responsible for the crystallization-
induced mobility degradation. 
 
 v) IL/ HfO2 interface:  The discussions so far lead us to conclude that the source 
of the mobility degradation induced by the crystallization of HfO2 is localized at the 
IL/HfO2 interface.  Figure 5-5 compares the trend of Vt of nMOSFETs as a function 
of HfO2 thickness for a-HfO2 (1.0-2.0 nm) and m-HfO2 (2.5-3.0 nm) with 700
oC PDA.  
Fittings on the experimental data by combinations of quadratic and linear components 
were performed in order to separate the effects from the fixed charges uniformly 
distributed within the bulk HfO2 (which should show a quadratic dependence) and the 
ones localized at the IL/HfO2 interface (which should show a linear dependence).  A 
discontinuous change in the Vt is clearly seen as increasing the HfO2 thickness 
beyond the critical thickness for the crystallization.  If this is induced by formation of 
dipoles at the IL/HfO2 interface, the change in the fitting curves should be a parallel 
downward shift because the Vt shift does not depend on the distance between the 
electrode and the dipoles.  However, the difference between the two fitting curves is 
thickness dependent as seen in Fig. 5-5.  A good fitting for m-HfO2 data points was 
obtained by assuming generation of additional fixed charges localized at the IL/HfO2 
interface.  The estimated amounts of the fixed charges at the IL/HfO2 interface are 
6.6×1012 cm-2 for a-HfO2 and 1.1×10
13 cm-2 for m-HfO2.  The degradation of the peak 
mobility in Fig. 3-3 (306 cm2/Vs to 216 cm2/Vs) and the increase of the amount of the 
fixed charges at the IL/HfO2 are in a good quantitative agreement with the simulation 
for remote Coulomb scattering [1]. We believe that the oxygen transfer from the HfO2 
layer to the Si substrate is promoted upon the crystallization of HfO2 as evidenced in 
Fig. 5-2 and fixed charges are generated at the IL/HfO2 interface during the process.  
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This model explains the mobility degradation and the IL growth accompanied by the 
crystallization of HfO2. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 In this sub-section, we have experimentally shown that the crystallization of HfO2 
and the subsequent formation of fixed charges localized the IL/HfO2 interface are 
responsible for the degradation of electron mobility.  The analysis of the valence band 
photoemission revealed that it is indeed possible to avoid the crystallization of HfO2 
by means of careful control of the HfO2 thickness and the thermal budget of the 
subsequent processes and thereby the areal density of the fixed charges at the IL/HfO2 
interface can by reduced.  The optimized gate stack (sample B) with a reduced 
amount of fixed charges at the IL/HfO2 interface yielded a record high electron 
mobility of 248 cm2/Vs (Eeff 1 MV/cm) at an EOT of 1.0 nm.  These findings indicate 
a potential advantage of gate-last process, which enables use of amorphous HfO2, in 
terms of carrier mobility. 
 
 
Fig. 5-5 Vt of nMOSFETs as function of physical thickness of HfO2.  The trends for 
a-HfO2 (1.0-2.0 nm) and m-HfO2 (2.5-3.0 nm) are compared with 700
oC PDA.  
Fittings on the experimental data by combinations of quadratic and linear 
components were performed in order to separate the effects from the fixed charges 
within the bulk HfO2 and the ones localized at the IL/HfO2 interface. 
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5.4 Impact of IL scaling and interface dipoles 
5.4.1 Intrinsic IL scaling effect 
 
As discussed in Chapter 4, metal-gate-induced IL scavenging reaction opens up an 
attractive pathway to EOT scaling toward the 15nm-node. Since this reaction requires 
thermal treatment of 400-600oC to trigger oxygen transport (see Fig. 4-16), the 
compatibility with gate-first process is higher. This means that IL scaling needs to be 
combined with Vt tuning by interface dipole layers. In this sub-section, we investigate 
the impacts of the intrinsic IL scaling and the La- and Al- induced dipoles on the electron 
mobility.  
The Id–Vg characteristics for the reference SiO2/HfO2 stack (Sample A), the IL scaling 
with M3-doped TiN (Sample B), the reference stack with the La-cap (Sample C), and the 
reference stack with the Al-cap (Sample D) are shown in Fig. 5-6. The EOT, Vt, and sub-
threshold slope (S.S.) for Sample A, B, C, and D are summarized in Table 5-2.  Sample B 
showed EOT scaling of 0.26 nm via IL thickness scaling with no Vt change. Sample C 
and D showed La-induced Vt shift of -460 mV and Al-induced Vt shift of +270 mV, 
respectively. Note that the S.S. values were barely changed for all samples, indicating that 
the degradation of interface trap density is limited and its impact on mobility should be 
negligible.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 5-2 Summary of MOSFET parameters 
 
Al-induced dipole
La-induced dipole
Intrinsic IL scaling
SiO2/HfO2 (Ref.)
Description
67+ 2701.15D
62- 4600.58C
67± 00.70B
64Ref.0.96A
S.S. 
(mV/dec.)
Vt shift 
(mV)
EOT 
(nm)
Sample
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Figure 5-7 shows the electron mobility as a function of EOT at Eeff of (a) 0.5 
MV/cm and (b) 1.0 MV/cm. The mobility-EOT slopes for the intrinsic IL scaling are 
30 cm2/Vs and 20 cm2/Vs per 0.1 nm, respectively. We have thus shown 
experimentally that the tradeoff between mobility and EOT is inevitable, even when 
employing intrinsic IL scaling without change in Vt and S.S. In this regard, Goto et al. 
demonstrated that aggressive EOT scaling at the expense of mobility to some extent 
yields a performance benefit in the quasi-ballistic carrier transport regime [19]. Thus, 
EOT scaling via IL scaling can improve the device performance when practiced with 
aggressive Lg scaling
 (≤ 25 nm) and minimized extrinsic mobility degradation. It is 
interesting to note that the mobility-EOT slope for the La-capped samples is identical 
to that for the intrinsic IL scaling, whereas the Al-cap shows degradation in both Eeff 
regimes. We shed more light on this trend in the next sub-section. 
 
 
 
 
 
 
 
Fig. 5-6 Id-Vg characteristics of Sample A, B, C, and D (see Table 5-2). The 
schematics of the gate stack structures are shown on the right. 
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5.4.2 Low temperature mobility analyses 
 
The temperature dependence of mobility at 45-300 K was studied for sample A, 
B, C, and D in order to clarify the mechanisms behind the trend as shown in Fig. 5-8. 
The surface roughness scattering (SRS) limited mobility (µSRS) values were extracted 
to be 462×Eeff
-1.20, 270×Eeff
-0.72, 219×Eeff
-0.69, and 277×Eeff
-0.83 cm2/Vs, respectively, 
by extrapolating the mobility at 45 K and Eeff 1MV/cm, where the temperature 
dependence disappeared. Then the mobility limited by remote phonon scattering 
(RPS) and remote Coulomb scattering (RCS) from the high-κ layer (µRPS+RCS) was 
extracted using Matthiessen’s rule as follows: 
 
( ) ,111 −−−+ −= SRStotalRCSRPS µµµ                                                                                 (5.1) 
 
where µtotal is the total mobility measured at 300 K.  
 
 
 
Fig. 5-7 Electron mobility as function of EOT at 300 K and Eeff of (a) 0.5 MV/cm 
and (b) 1.0 MV/cm.  
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Next, the µRPS+RCS is plotted as a function of temperature to understand the 
middle Eeff mobility trend as shown in Fig 5-9.  The temperature dependence (T
-0.81) 
for the HfO2/TiN stack indicates soft optical phonon response of HfO2 [20]. A 
slightly weaker sensitivity for the remote IL scavenging sample is explained by 
enhanced RPS. Since RPS and RCS are known to exhibit a strong dependence on the 
distance from the channel, the µRPS+RCS is summarized as a function of the estimated 
IL thickness in Fig. 5-10.  
Fig. 5-8 Electron mobility as function of Eeff obtained at various wafer temperatures 
(45-300K) for (a) HfO2/TiN (Sample A) (b) HfO2/TiN+M3 dope (Sample B) (c) 
HfO2/La-cap/TiN (Sample C), and (d) HfO2/Al-cap/TiN (Sample D).  
 
Fig. 5-9 Temperature dependence of µRPS+RCS at Ninv = 5x10
12cm-2. The temperature 
dependence (~T-0.81) indicates soft optical phonon response of HfO2.  
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The plots for the intrinsic IL scaling delineate a straight tradeoff line, which is 
slightly steeper and shifted downward from the simulated trend from the RPS of 
HfO2 alone [6]. The deviation is attributable to the additional RCS from the fixed 
charges localized at the SiO2/HfO2 interface as discussed in Section 5.3.2. More 
importantly, the trendline for the La-induced dipole is identical to that of the intrinsic 
IL scaling, indicating no additional RCS. In contrast, the Al-induced dipole brought 
about additional RCS at a fixed IL thickness. We attribute the difference to the 
silicate forming nature of La, as HAADF STEM on sample C detected a gradual La 
depth profile extending into the IL as shown in Fig. 5-11. It has been reported that La 
in SiO2 forms a silicate layer with a saturation compound of La2Si2O7 [21]. As a 
result, charges within the La-O-Si network are cancelled out and long-range and low-
density net dipoles may be formed [22].  
 
 
 
 
 
 
Fig. 5-10 Electron mobility limited by RPS and RCS (µRPS+RCS) at 300 K as function 
of estimated IL thickness at Ninv of 3×10
12 cm-3. The simulated dependence from the 
RPS theory (Ref. 6) with ion impurity correction is also shown. 
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The change in Vt by interface dipoles is expressed as follows: 
 
,
dipole
dipoledipole
t
NdQ
V
ε
××
=∆                                                                                        (5.2) 
 
where Q is the charge amount at both ends of the unit dipole (+Q and –Q), ddipole is 
the distance between the charges, Ndipole is the areal density of the unit dipole, and ε
dipole is the permittivity of the dipole layer. Hence, a sufficient Vt shift can be 
maintained by compensating the reduction of Ndipole by the increase of ddipole. The 
absence of additional mobility degradation indicates that the sum of RCS and RPS 
from the newly formed La-silicate layer is close to that of the HfO2 owing to the low 
Ndipole.  
Next, the µRCS+RPS values at Eeff 1.0 MV/cm were compared. The µRCS+RPS showed 
no degradation as the EOT decreased by the intrinsic IL scaling (µRCS+RPS 386 cm
2/Vs, 
EOT 0.70 nm) and the La-induced dipole (µRCS+RPS 392 cm
2/Vs, EOT 0.58 nm) 
compared to the reference SiO2/HfO2 (µRCS+RPS 389 cm
2/Vs, EOT 0.95 nm). Thus, 
the mobility degradation at Eeff 1.0 MV/cm is solely limited by SRS. Since the trend 
Fig. 5-11 (a) Z-contrast image obtained by HAADF STEM and (b) EELS depth 
profiles of La, Ti, and Si for La-capped sample (Sample C in Table 5-2). 
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of S.S. indicates no degradation at the Si/SiO2 interface, we speculate that remote 
SRS (r-SRS) from the SiO2/high-κ interface is the origin of the mobility degradation. 
Li and Ma predicted that roughness at the remote interface from the channel can 
degrade the carrier mobility depending on the oxide thickness (TIL), the average 
deviation of TIL (∆TIL) [23]. The mobility-EOT trend in Fig. 5-7 (b) indicates that the 
high Eeff mobility is degraded due to r-SRS driven by TIL scaling in the case of 
intrinsic IL scaling and La-induced dipole. On the other hand, the mobility 
degradation without EOT scaling from the Al-induced dipole implies enhanced r-
SRS by the increase of ∆TIL. The addition of Al may degrade the morphology of the 
SiO2/HfO2 interface and cause additional r-SRS, whereas the front of the La-silicate 
reaction is maintained flat resulting in no additional r-SRS.  
5.4.3 Physical model for mobility degradation 
 
The previously discussed mechanisms in the middle and high Eeff are summarized 
in Fig. 5-12. In order to check the validity of our physical model, the electron 
mobility response is investigated by combining the La and Al cap layers and the M3-
doped TiN electrode with gate-first process.  As we previously discussed, the 
chronological order of the reaction is as follows; 1) The remote IL scavenging 
happens during the Poly-Si deposition, whose process temperature is 600oC 2) 
Formation of La- and Al-induced dipole layers at the bottom IL during the activation 
anneal at 1000oC. Thus, we can scale IL thickness and form La- and Al-induced 
dipole layers later at the SiO2/HfO2 interface. Figure 5-13 shows the electron 
mobility degradation from the reference HfO2/non-doped TiN stack as a function of 
EOT.  The intrinsic IL scaling (i.e. no cap/TiN+M3) degrades the electron mobility at 
the slope of 20 cm2/Vs per 0.1 nm. It should be noted that the combination of the 
remote IL scavenging and the La-cap does not change the slope and only extends the 
EOT scaling. On the other hand, the combination of the remote IL scavenging and 
the Al-cap makes the slope steeper, indicating the additional carrier scattering source 
localized at the SiO2/HfO2 interface in the case of Al-induced dipole. These results 
are consistent with the proposed model in Fig. 5-12. 
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Fig. 5-12 Schematics of mobility degradation mechanisms from intrinsic IL scaling 
and La- and Al- induced dipoles at Eeff of 0.5 MV/cm and 1.0 MV/cm. TIL is the 
thickness of the pure SiO2 portion, ∆TIL is the average deviation of TIL,  Ndipole is the 
areal density, and  ddipole is the length of the unit dipole. 
 
Fig. 5-13 Electron mobility degradation from reference HfO2/non-doped TiN stack 
as function of EOT. The remote IL scavenging was performed on the non-capped, 
La-capped, and Al-capped HfO2 samples. 
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5.4.4 EOT scaling strategy in quasi-ballistic transport era 
 
Understanding of correlation between low-field mobility (µ) and high-field carrier 
velocity (v), which is more directly related to drive current, becomes more and more 
important in the state-of-the-art CMOS devices. The correlation depends on the Lg 
[24]. In long-channel MOSFETs, µ is the sole factor in determining v. As velocity 
saturation phenomenon begins to occur in short-channel MOSFETs, µ dependence of 
v becomes weaker [25]. As the Lg shrinks further, the carrier transport eventually 
reaches a full-ballistic regime where µ loses its meaning and v is determined solely by 
injection velocity [26]. Modern MOSFETs, however, are considered to operate in a 
quasi-ballistic transport regime [27] where µ still plays an important role via 
backscattering ratio for carriers injected from source to channel [28].  Therefore, a 
higher µ is still preferred at a given Tinv (EOT) for the near-term CMOS scaling until 
full-ballistic operation is realized. 
In addition to the carrier transport mechanism, we need to consider the added 
benefits from Tinv scaling. It has been demonstrated that aggressive Tinv scaling 
enhances the control of channel potential by the gate and thus suppresses short 
channel effects (SCEs) [29]. Moreover, Tinv scaling (i.e. inversion oxide capacitance 
(Cinv) increase) is effective in suppressing variability of Vt due to random dopant 
fluctuation as the standard deviation of Vt (σVt) is expressed as follows [30]; 
 
gg
depsub
inv
t
WL
WN
C
q
V
3
=σ ,                                                                                       (5.3) 
 
where q is electronic charge, Nsub is the substrate doping concentration, Wdep is the 
depletion region width, and Wg is the width of the gate.  
 
Ideally, gate dielectric scaling should be achieved without carrier mobility 
degradation. As discussed in this Chapter, this is fundamentally not possible if we 
employ IL scaling strategy. The alternative is to maintain sufficiently thick IL and 
introduce higher-κ material exceeding Hf-based high-κ to scale EOT of the total stack. 
The mobility-EOT tradeoff may be mitigated this way, however, materials reaching 
the maturity of Hf-based high-κ have not been identified yet. Therefore, EOT scaling 
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with some compromise of carrier mobility is the only practical scaling approach. In 
this regard, Tatsumura et al. have predicted a mobility-Tinv relationship providing the 
same drive current at a given Lmin (Lg defined by off-state leakage current) by 
considering both mobility degradation and SCE suppression from Tinv scaling [31]. 
The comparison between the experimental data from this study and the extracted 
contour lines from [31] is shown in Fig. 5-14. As seen in Fig. 5-14, the mobility-Tinv 
slope for the intrinsic IL scaling (~20 cm2/Vs per 0.1 nm) is shallower than the 
breakeven relationship for Lmin ≤ 30 nm as predicted in Ref. [31] (~40 cm
2/Vs per 0.1 
nm). This indicates that it is indeed possible to improve the short-channel device 
performance by employing IL scaling in conjunction with aggressive Lg scaling for the 
22nm-node and beyond. One can also see that the performance gain rapidly diminishes 
if the IL scaling is accompanied by extrinsic mobility degradation factors such as Al-
induced degradation. Thus, selecting IL scaling method and Vt-tuning dipole layers 
causing no extrinsic mobility degradation will be the key to EOT scaling in the quasi-
ballistic carrier transport era. From this perspective, the remote IL scavenging and the 
La-induced dipole is the ideal combination which enables ultimate EOT scaling down 
to 0.42nm without extrinsic mobility degradation. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5-14 Comparison of electron mobility at Eeff 1MV/cm as function of Tinv 
between experimental data in this study and extracted contour lines from Ref. 31. 
Contour lines providing the same drive current (Ion) at Lmin 16nm, 22nm, and 30nm 
are shown. 
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5.5 Summary 
 
We have experimentally clarified the mobility degradation mechanisms for 
intrinsic IL scaling and for La- and Al- induced dipoles. When IL scaling is employed 
to extend the EOT scaling using HfO2 gate dielectrics, mobility degradation at a 
certain slope on a mobility vs EOT plot is inevitable due to the RPS effect from the 
HfO2 layer. In addition, the RCS from the fixed charges localized at the SiO2/HfO2 
interface is partially responsible for the mobility degradation. The former effect is 
intrinsic to high-κ and difficult to avoid. The latter effect can be mitigated by reducing 
the areal density of the fixed charges by keeping the high-κ film amorphous as 
discussed in Section 5.3.2. Gate-last process has an advantage in this regard. On the 
other hand, gate-first process renders a new pathway to EOT scaling down to 0.42nm 
by taking advantage of the automatically built-in thermal budget to trigger the oxygen 
transport from the IL to the scavenging metal electrode, albeit a potentially higher 
areal density of the fixed charges at the SiO2 interface due to crystallization of HfO2.  
The difference in the crystallinity of HfO2 and the oxygen transport tendency 
between gate-last and gate-first processes results in two different paths for device 
performance improvement, i.e. mobility improvement at a moderate EOT and 
aggressive EOT scaling at some expense of mobility. These findings provide a new 
perspective in selecting the integration scheme of high-κ metal gate devices. As for 
the aggressive EOT scaling path with gate-first process, we found that the La-induced 
dipoles do not degrade mobility from the intrinsic IL scaling baseline, while the Al-
induced dipoles are accompanied with additional degradation mechanisms irrespective 
of the Eeff regime. Understanding of this difference is of paramount importance 
especially when these dipole layers are combined with IL scaling for the future nodes. 
We have demonstrated that when IL scaling and Vt-tuning are achieved without 
extrinsic mobility degradation, it is indeed possible to improve the short-channel 
device performance in the quasi-ballistic carrier transport era. 
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CHAPTER 6   General conclusions 
 
The primary purpose of this study is to establish methodologies of Vt control and 
EOT scaling of the high-κ metal gate stacks for the 22-nm-node and beyond and to 
obtain a general guideline for performance improvement in the material-driven 
scaling era by focusing on carrier mobility of MOSFETs. The main achievements of 
this study are summarized below. 
 
In Chapter 2, an ALD process for HfSiOx was established. The coinjection ALD 
process of HfSiOx exhibited a sign of catalytic effect.  By taking advantage of this 
effect, the conformal step coverage of HfSiOx in the DT of the 45-nm-node eDRAM 
was achieved.  In addition, the mechanism underlying leakage current was revealed to 
be PF current originating from residual carbon.  This finding enables leakage current 
improvement of Hf-based high-κ films by using residual carbon concentration in the 
films as metrics. This method should be applicable to Hf-based high-κ films deposited 
from metal organic precursors in general. Finally in this Chapter, the DT capacitors of 
the 65 nm-node were fabricated and we demonstrated a capacitance enhancement of 
50% as compared with the conventional SiON film. It can be concluded that the 
Al2O3/HfSiON/Si3N4 stack obtained by the newly developed ALD process is one of 
the promising candidates for the DT dielectric for the 45 nm-node-eDRAM and 
beyond. 
 
In Chapter 3, a HfO2/Hf-Si gate stack was proposed for n-MOSFETs using gate-
last process. The RHEED, AR-XPS, and TEM analyses revealed that the 
crystallization of HfO2 and the metal diffusion into the bottom-IL are the primary 
sources of mobility degradation.  It was found that these degradation modes can be 
avoided by the careful optimization of the HfO2 thickness below the critical value and 
by the Si-rich Hf-Si electrode. Moreover, the EWF of the optimized HfO2/Hf-Si gate 
stack is located within 50 mV from the Si band edge (Ec).  Based on these findings, 
we succeeded in scaling the Tinv of n-MOSFET down to 1.47 nm without degradation 
of the high field mobility for the first time.  The findings in this Chapter suggest that 
EWF can be controlled predominantly by the vacuum workfunction of the metal 
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electrode in gate-last process if an appropriate material is employed. In addition, the 
low thermal budget of gate-last process enables us to keep the HfO2 dielectrics 
amorphous, resulting in higher carrier mobilities. 
 
In Chapter 4, EWF control and EOT scaling for gate-first process were discussed 
using novel process technologies. We demonstrated EWF control by means of the 
TaC electrode thickness and the PMN temperature in conjunction with La-cap layers. 
This finding highlights the importance of precise control of depth profiles of Vt-
tuning elements in gate-first process. Depth profile modification by means of post 
metal anneal opens up a new pathway for EWF control of high-κ/metal gate stacks. 
As for EOT scaling, a novel technique utilizing metal-gate-induced remote IL scaling 
is demonstrated and the kinetics underlying this process is clarified. The remote IL 
scavenging technique enables ultimate scaling of HfO2 down to EOT 0.42 nm with 
gate-first process. This technique shows advantages in carrier mobility and gate 
leakage current over conventional IL scaling schemes. We found that the EOT scaling 
by the remote IL scavenging and the Vfb tuning by the La- and Al-dipole are additive, 
which makes this technique a viable option for CMOS integration with gate-first 
process. 
 
In Chapter 5, we experimentally clarified the mobility degradation mechanisms for 
intrinsic IL scaling and for La- and Al- induced dipoles. When IL scaling is employed 
to extend the EOT scaling using HfO2 gate dielectrics, mobility degradation at a 
certain slope on a mobility vs EOT plot is inevitable due to the RPS effect from the 
HfO2 layer. In addition, the RCS from the fixed charges localized at the SiO2/HfO2 
interface is partially responsible for the mobility degradation. The former effect is 
intrinsic to high-κ and difficult to avoid. The latter effect can be mitigated by reducing 
the areal density of the fixed charges by keeping the high-κ film amorphous. Gate-last 
process has an advantage in this regard. On the other hand, gate-first process renders a 
new pathway to EOT scaling down to 0.42nm by taking advantage of the 
automatically built-in thermal budget to trigger the oxygen transport from the IL to the 
scavenging metal electrode, albeit a potentially higher areal density of the fixed 
charges at the SiO2 interface due to crystallization of HfO2. The difference in the 
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crystallinity of HfO2 and the oxygen transport tendency between gate-last and gate-
first processes results in two different paths for device performance improvement, i.e. 
mobility improvement at a moderate EOT and aggressive EOT scaling at some 
expense of mobility. These findings provide a new perspective in selecting the 
integration scheme of high-κ metal gate devices. As for the aggressive EOT scaling 
path with gate-first process, we found that the La-induced dipoles do not degrade 
mobility from the intrinsic IL scaling baseline, while the Al-induced dipoles are 
accompanied with additional degradation mechanisms irrespective of the Eeff regime.  
 
In summary, the materials and processes for EWF control and EOT scaling of 
high-κ metal gate stacks using both gate-last and gate-first schemes were developed in 
this study. A universal physical model to explain the relationship between electron 
mobility and EOT was established by focusing on the effects of crystallinity of HfO2 
layer, IL scaling, and Vt-tuning dipole layers. This model provides a new perspective 
in selecting the integration schemes of high-κ metal gate devices. We demonstrated 
that the remote IL scavenging combined with EWF tuning by the La-induced dipole 
enables ultimate EOT scaling down to 0.42nm without extrinsic mobility degradation 
using gate-first process. Based on these understandings, IL scaling using HfO2 gate 
dielectrics was proposed as the potential EOT scaling strategy in the quasi-ballistic 
carrier transport era. We demonstrated the feasibility of performance improvement 
using this approach toward the end of the CMOS roadmap. 
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